$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Apparatus for testing integrated circuits 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-031/00
출원번호 US-0606676 (1990-10-31)
발명자 / 주소
  • Pasiecznik
  • Jr. John (Malibu CA)
출원인 / 주소
  • Hughes Aircraft Company (Los Angeles CA 02)
인용정보 피인용 횟수 : 132  인용 특허 : 0

초록

A membrane probe (10, 12, 14, 16, 58, 144) for testing integrated circuits (56,138) while still on the wafer upon which they are manufactured includes a flexible visually clear and self planarizing membrane (26) having circuit traces (20) and ground shielding planes (14), terminating resistor (152)

대표청구항

Apparatus for testing integrated circuit chips comprising: a fixture mounting plate having test circuitry connections, a gas chamber housing mounted to said fixture mounting plate, an annular circuit board carried by said fixture mounting plate and having an internal aperture receiving a portion of

이 특허를 인용한 특허 (132)

  1. Dale Buermann ; Daniel Tran, Apparatus for docking a floating test stage in a terrestrial base.
  2. Mohammad Massoodi, Apparatus for visual inspection during device analysis.
  3. Mathieu,Gaetan L.; Eldridge,Benjamin N.; Grube,Gary W., Apparatuses and methods for planarizing a semiconductor contactor.
  4. Azizi Sayed Kamallodin, Area array (flip chip) probe card.
  5. Ashby, Wayne C., Back pressure test fixture to allow probing of integrated circuit package signals.
  6. Ashby, Wayne C., Back pressure test fixture to allow probing of integrated circuit package signals.
  7. Woith Blake F. (Orange CA) Pasiecznik ; Jr. John (Malibu CA) Crumly William R. (Anaheim CA) Betz Robert K. (Long Beach CA), Cast elastomer/membrane test probe assembly.
  8. Miller,Charles A.; Long,John M., Closed-grid bus architecture for wafer interconnect structure.
  9. Miller,Charles A.; Long,John Matthew, Closed-grid bus architecture for wafer interconnect structure.
  10. Grube,Gary W.; Khandros,Igor Y.; Eldridge,Benjamin N.; Mathieu,Gaetan L.; Lotfizadeh,Poya; Tseng,Chih Chiang, Composite wiring structure having a wiring block and an insulating layer with electrical connections to probes.
  11. Mathieu,Gaetan L.; Eldridge,Benjamin N.; Grube,Gary W., Electric discharge machining of a probe array.
  12. Haemer,Joseph Michael; Chong,Fu Chiung; Modlin,Douglas N., Enhanced compliant probe card systems having improved planarity.
  13. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L., Fabricating interconnects and tips using sacrificial substrates.
  14. Fowler, Jeffrey M.; Doody, Michael A., Handheld reader having transparent circuit board for alignment of multiple electrical contacts.
  15. Beaman, Brian Samuel; Fogel, Keith Edward; Lauro, Paul Alfred; Norcott, Maurice Heathcote; Shih, Da Yuan; Walker, George Frederick, High density integrated circuit apparatus, test probe and methods of use thereof.
  16. Brian Samuel Beaman ; Keith Edward Fogel ; Paul Alfred Lauro ; Maurice Heathcote Norcott ; Da-Yuan Shih ; George Frederick Walker, High density integrated circuit apparatus, test probe and methods of use thereof.
  17. Bottoms, Wilmer R.; Chong, Fu Chiung; Mok, Sammy; Modlin, Douglas, High density interconnect system for IC packages and interconnect assemblies.
  18. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  19. Chong, Fu Chiung; Kao, Andrew; McKay, Douglas; Litza, Anna; Modlin, Douglas; Mok, Sammy; Parekh, Nitin; Swiatowiec, Frank John; Shan, Zhaohui, High density interconnect system having rapid fabrication cycle.
  20. Chong,Fu Chiung; Kao,Andrew; McKay,Douglas; Litza,Anna; Modlin,Douglas; Mok,Sammy; Parekh,Nitin; Swiatowiec,Frank John; Shan,Zhaohui, High density interconnect system having rapid fabrication cycle.
  21. Miller, Charles A., High performance probe system.
  22. Sano Kunio,JPX, High-frequency-transmission printed wiring board, probe card, and probe apparatus.
  23. Mark E. Tuttle ; Rickie C. Lake ; Steven F. Schicht ; John R. Tuttle, In-sheet transceiver testing.
  24. Khandros Igor Y. ; Mathieu Gaetan L., Interconnection substrates with resilient contact structures on both sides.
  25. Slocum Alexander H. ; Chiu Michael A., Interface apparatus for automatic test equipment.
  26. Fredrickson Toby Alan, Interface structure for an integrated circuit device tester.
  27. Chong, Fu Chiung; Mok, Sammy, Massively parallel interface for electronic circuit.
  28. Chong,Fu Chiung; Mok,Sammy, Massively parallel interface for electronic circuit.
  29. Barringer Dennis R. ; LaForce Mark R. ; Marnell Mark A. ; Porter Donald W. ; Schmidt Roger R. ; White Wade H., Mechanical fixture for holding electronic devices under test showing adjustments in multiple degrees of freedom.
  30. Gleason, K. Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing method using improved contact.
  31. Gleason, K. Reed; Smith, Kenneth R.; Bayne, Mike, Membrane probing structure with laterally scrubbing contacts.
  32. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth; Lesher, Timothy; Koxxy, Martin, Membrane probing system.
  33. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth; Lesher,Timothy; Koxxy,Martin, Membrane probing system.
  34. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth; Lesher,Timothy; Koxxy,Martin, Membrane probing system.
  35. Smith,Kenneth; Gleason,Reed, Membrane probing system.
  36. Smith,Kenneth; Gleason,Reed, Membrane probing system.
  37. Tervo, Paul A.; Smith, Kenneth R.; Cowan, Clarence E.; Dauphinais, Mike P.; Koxxy, Martin J., Membrane probing system.
  38. Tervo,Paul A.; Smith,Kenneth R.; Cowan,Clarence E.; Dauphinais,Mike P.; Koxxy,Martin J., Membrane probing system.
  39. Tervo,Paul A.; Smith,Kenneth R.; Cowan,Clarence E.; Dauphinais,Mike P.; Koxxy,Martin J., Membrane probing system.
  40. Gleason, K. Reed; Smith, Kenneth R.; Bayne, Mike, Membrane probing system with local contact scrub.
  41. Daugherty ; Jr. Robert Earl, Membrane test probe.
  42. Tuttle, Mark E.; Lake, Rickie C.; Schicht, Steven F.; Tuttle, John R., Method and apparatus for RFID communication.
  43. Tuttle, Mark E.; Lake, Rickie C.; Schicht, Steven F.; Tuttle, John R., Method and apparatus for RFID communication.
  44. Tuttle, Mark E.; Lake, Rickie C.; Schicht, Steven F.; Tuttle, John R., Method and apparatus for RFID communication.
  45. Di Stefano, Thomas H.; Di Stefano, Peter T., Method and apparatus for aligning and/or leveling a test head.
  46. Di Stefano, Thomas H.; Di Stefano, Peter T., Method and apparatus for aligning and/or leveling a test head.
  47. Tuttle, Mark E.; Lake, Rickie C.; Schicht, Steven F.; Tuttle, John R., Method and apparatus for communicating with RFID devices coupled to a roll of flexible material.
  48. Kemmerling, Todd Ryland, Method and apparatus for processing failures during semiconductor device testing.
  49. Boyette ; Jr. James Edward ; Lo Jiann-Chang ; Yu Yuet-Ying, Method and apparatus for testing circuits having different configurations with a single test fixture.
  50. Berry, Tommie Edward; Sporck, Alistair Nicholas, Method and apparatus for testing devices using serially controlled intelligent switches.
  51. Berry, Tommie Edward; Sporck, Alistair Nicholas, Method and apparatus for testing devices using serially controlled intelligent switches.
  52. Berry, Tommie Edward, Method and apparatus for testing devices using serially controlled resources.
  53. Kemmerling, Todd Ryland, Method and apparatus for testing semiconductor devices with autonomous expected value generation.
  54. Gleason,Reed; Bayne,Michael A.; Smith,Kenneth, Method for constructing a membrane probe using a depression.
  55. Foschaar James A. ; Garvin Hugh L., Method for making topographic projections.
  56. Henson, Roy, Method for manufacturing a multi-layer printed circuit board.
  57. Fredrickson Toby Alan, Method for preventing condensation on handler board during semiconductor device testing.
  58. Gleason, Reed; Bayne, Michael A.; Smith, Kenneth, Method of constructing a membrane probe.
  59. Eldridge,Benjamin Niles; Grube,Gary William; Khandros,Igor Yan; Mathieu,Gaetan L., Method of making a contact structure with a distinctly formed tip structure.
  60. Grube, Gary W.; Khandros, Igor Y.; Eldridge, Benjamin N.; Mathieu, Gaetan L., Method of manufacturing a probe card.
  61. Grube, Gary W.; Khandros, Igor Y.; Eldridge, Benjamin N.; Mathieu, Gaetan L.; Lotfizadeh, Poya; Tseng, Chih-Chiang, Method of manufacturing a probe card.
  62. Grube,Gary W.; Khandros,Igor Y.; Eldridge,Benjamin N.; Mathieu,Gaetan L., Method of manufacturing a probe card.
  63. Grube,Gary W.; Khandros,Igor Y.; Eldridge,Benjamin N.; Mathieu,Gaetan L.; Lotfizadeh,Poya; Tseng,Jim Chih Chiang, Method of manufacturing a probe card.
  64. Smith, Kenneth R., Method of replacing an existing contact of a wafer probing assembly.
  65. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure.
  66. Grube, Gary W.; Mathieu, Gaetan L.; Madsen, Alec, Microelectronic contact structure.
  67. Grube, Gary W.; Mathieu, Gaetan L.; Madsen, Alec, Microelectronic contact structure.
  68. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure and method of making same.
  69. Parrish, Frank; Behziz, Arash; LeColst, Arthur E.; Castellano, Derek; Thompson, Donald Eric; Becker, Jonathan M., Modular semiconductor tester interface assembly for high performance coaxial connections.
  70. Liu,An Hong; Wang,Yeong Her; Chao,Yeong Ching; Lee,Yao Jung, Modularized probe card for high frequency probing.
  71. Di Stefano, Peter T.; Di Stefano, Thomas H., Mounting apparatus.
  72. Henson, Roy, PC board having clustered blind vias.
  73. Nakata, Yoshiro; Oki, Shinichi; Ishizaka, Masaaki, Probe card.
  74. Tomita Yasuhiro,JPX ; Yamaguchi Seiji,JPX, Probe card.
  75. Cheng, Shih-Jye; Liu, An-Hong; Wang, Yeong-Her; Tseng, Yuan-Ping; Lee, Yao-Jung, Probe card assembly.
  76. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Probe card assembly.
  77. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Probe card assembly and kit, and methods of making same.
  78. Eldridge, Benjamin Niles; Grube, Gary William; Khandros, Igor Yan; Mathieu, Gaetan L., Probe card assembly and kit, and methods of making same.
  79. Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Probe card assembly and kit, and methods of using same.
  80. Eldridge, Benjamin N.; Grube, Gary W.; Mathieu, Gaetan L., Probe card assembly for contacting a device with raised contact elements.
  81. Mathieu, Gaetan L.; Eldridge, Benjamin N.; Grube, Gary W., Probe card assembly having an actuator for bending the probe substrate.
  82. Suzuki, Masaru, Probe card carrier and method of carrying probe card.
  83. Boll, Harry J.; Boll, Gregory G., Probe card for high speed testing.
  84. Benjamin N. Eldridge ; Gary W. Grube ; Gaetan L. Mathieu, Probe card for probing wafers with raised contact elements.
  85. Momohara Tomomi,JPX, Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits.
  86. Momohara, Tomomi, Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits.
  87. Momohara,Tomomi, Probe card having groups of probe needles in a probing test apparatus for testing semiconductor integrated circuits.
  88. Sporck, A. Nicholas; Shinde, Makarand S., Probe card with coplanar daughter card.
  89. Sporck,Alistair Nicholas; Shinde,Makarand S., Probe card with coplanar daughter card.
  90. Sano Kunio,JPX, Probe device.
  91. Smith, Kenneth; Jolley, Michael; Van Syckel, Victoria, Probe head having a membrane suspended probe.
  92. Smith,Kenneth; Jolley,Michael; Van Syckel,Victoria, Probe head having a membrane suspended probe.
  93. Miley David M., Probe ring having electrical components affixed thereto and related apparatus and processes.
  94. Root, Bryan J., Probe tile for probing semiconductor wafer.
  95. Root,Bryan J., Probe tile for probing semiconductor wafer.
  96. Smith, Kenneth R.; Hayward, Roger, Probing apparatus with impedance optimized interface.
  97. Moore, Scott E., RFID material tracking method and apparatus.
  98. Moore, Scott E., RFID material tracking method and apparatus.
  99. Moore, Scott E., RFID material tracking method and apparatus.
  100. Moore, Scott E., RFID material tracking method and apparatus.
  101. Smith, Kenneth R., Replaceable coupon for a probing apparatus.
  102. Root, Bryan J.; Funk, William A., Replaceable probe apparatus for probing semiconductor wafer.
  103. Root, Bryan J.; Funk, William A., Replaceable probe apparatus for probing semiconductor wafer.
  104. Root, Bryan J.; Funk, William A., Replaceable probe apparatus for probing semiconductor wafer.
  105. Root, Bryan J.; Funk, William A., Replaceable probe apparatus for probing semiconductor wafer.
  106. Omata Haruyoshi (Toyota JPX), Rotary probe, printed circuit board on which the rotary probe is mounted, and connecting device incorporating the rotary.
  107. Fredrickson Toby Alan, Semiconductor device tester-to-handler Interface board with large test area.
  108. Thompson Patrick F. (Chandler AZ) Williams William M. (Gilbert AZ) Lindsey Scott E. (Mesa AZ) Vasquez Barbara (Austin TX), Semiconductor wafer contact system and method for contacting a semiconductor wafer.
  109. Thompson Patrick F. ; Williams William M. ; Lindsey Scott E. ; Vasquez Barbara, Semiconductor wafer contact system and method for contacting a semiconductor wafer.
  110. Nakata Yoshirou,JPX ; Yamada Toshio,JPX ; Fujiwara Atsushi,JPX ; Miyanaga Isao,JPX ; Hashimoto Shin,JPX ; Uraoka Yukiharu,JPX ; Okuda Yasushi,JPX ; Hatada Kenzou,JPX, Semiconductor wafer package, method and apparatus for connecting testing IC terminals of semiconductor wafer and probe t.
  111. Leas James M. (South Burlington VT) Koss Robert W. (Burlington VT) Walker George F. (New York NY) Perry Charles H. (Poughkeepsie NY) Van Horn Jody J. (Underhill VT), Semiconductor wafer test and burn-in.
  112. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Madsen, Alex; Mathieu, Gaetan L., Sharpened, oriented contact tip structures.
  113. Weinraub,Chananiel P, Shield for tester load board.
  114. Fredrickson Toby Alan, System and method for testing integrated circuits in dry atmosphere.
  115. Mok, Sammy; Chong, Fu Chiung; Milter, Roman, Systems for testing and packaging integrated circuits.
  116. Root, Bryan J.; Funk, William A., Test apparatus having a probe core with a twist lock mechanism.
  117. Root, Bryan J.; Funk, William A., Test apparatus having a probe core with a twist lock mechanism.
  118. Smith Lonnie Wilhelm, Test fixture having a floating self-centering connector.
  119. Bogden W. Scott, Test head interface with vacuum-activated interconnection components.
  120. Mark E. Tuttle, Testing and burn-in of IC chips using radio frequency transmission.
  121. Tuttle Mark E., Testing and burn-in of IC chips using radio frequency transmission.
  122. Akram Salman, Testing system for evaluating integrated circuits, a burn-in testing system, and a method for testing an integrated circuit.
  123. Akram Salman, Testing system for evaluating integrated circuits, a burn-in testing system, and a method for testing an integrated circuit.
  124. Salman Akram, Testing system for evaluating integrated circuits, a burn-in testing system, and a method for testing an integrated circuit.
  125. Akram, Salman, Testing system for evaluating integrated circuits, a testing system, and a method for testing an integrated circuit.
  126. Salman Akram, Testing system for evaluating integrated circuits, a testing system, and a method for testing an integrated circuit.
  127. Mathieu,Gaetan L.; Eldridge,Benjamin N.; Grube,Gary W., Using electric discharge machining to manufacture probes.
  128. Khandros, Igor Y.; Pedersen, David V., Wafer-level burn-in and test.
  129. Khandros, Igor Y.; Pedersen, David V., Wafer-level burn-in and test.
  130. Khandros, Igor Y.; Pedersen, David V., Wafer-level burn-in and test.
  131. Khandros,Igor Y.; Pedersen,David V., Wafer-level burn-in and test.
  132. Khandros,Igor Y.; Pedersen,David V., Wafer-level burn-in and test.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로