[특허]Drive circuit comprising a subsidiary drive circuit

Drive circuit comprising a subsidiary drive circuit 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H03K-019/094
출원번호	US-0706992 (1991-05-29)
우선권정보	JP-0139855 (1990-05-31)
발명자 / 주소	Kano Toshiyuki (Tokyo JPX)
출원인 / 주소	NEC Corporation (Tokyo JPX 03)
인용정보	피인용 횟수 : 74 인용 특허 : 0

초록 ▼

In a driving circuit supplied with an input signal having one of logic one and zero levels and producing an output signal through an output terminal to drive a load circuit connected to the output terminal, a first MOS transistor (26) is put into a first source-drain conductive state to produce a predetermined positive voltage (VDD) as the output signal when the input signal has the logic one level. The first MOS transistor has a first channel between its source and drain terminals. A second MOS transistor (27) is put into a second source-drain conductive state to produce a ground potential as the output signal when the input signal has the logic zero level. The second MOS transistor has a second channel between its source and drain terminals. Each of the first and the second channels has a restricted channel width to restrict source-drain currents flowing through the first and the second channels. A subsidiary drive circuit (30) drives the load circuit during transition time interval each time when the input signal changes from one of the logic one and zero levels to another of the logic one and zero levels.

대표청구항 ▼

A driving circuit including an input terminal supplied with an input signal having one of logic one and zero levels and an output terminal for driving a load circuit connected to said output terminal in response to an output signal having one of a predetermine positive voltage and a ground potential said driving circuit comprising: a first inverter connected to said input terminal for inverting said input signal to produce a first inverted signal having logic zero and logic one levels when said input signal has said logic one and said logic zero levels, respectively; a first MOS transistor having a first gate terminal connected to an output of said first inverter, a first source terminal supplied with said predetermined positive voltage, and a first drain terminal connected to said output terminal and having a first channel between said first source and said first drain terminals, said first MOS transistor being put into a first source-drain conductive state to supply said predetermined positive voltage to said output terminal and to make a first source-drain current flow through said first channel when said inverted signal has one of said logic and said logic one levels, said first channel having a first predetermined width in order to restrict said first source-drain current within a predetermined value; a second MOS transistor having a second gate terminal connected to an output of said first inverter, a second source terminal which is grounded, and a second drain terminal connected to said output terminal and having a second channel between said second source and said second drain terminals, said second MOS transistor being put into a second source-drain conductive state in order to supply said ground potential to said output terminal when said inverted signal has the other one of said logic zero and said logic one levels, said second channel having said predetermined width; a subsidiary drive circuit which is grounded and which is supplied with said input signal, said output signal, and said predetermined positive voltage for driving said load circuit by one of said predetermined positive voltage and said ground potential during a transition time interval each time when said input signal changes from one of said logic one and zero levels to another of said logic one and zero levels; and supply means for supplying said output signal to said subsidiary drive circuit.

이 특허를 인용한 특허 (74)

Rankin, Andrew M.; Hoff, Jason; Szajda, Ken, 5 V tolerant hot carrier injection (HCI) protection circuit.
상세보기
Pitkethly, Scott; Masleid, Robert Paul, Advanced repeater utilizing signal distribution delay.
상세보기
Pitkethly,Scott; Masleid,Robert Paul, Advanced repeater utilizing signal distribution delay.
상세보기
Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
상세보기
Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
상세보기
Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
상세보기
Pitkethly,Scott, Advanced repeater with duty cycle adjustment.
상세보기
Kim Seong-Won,KRX ; Song Min-Kyu,KRX ; Joe Eu-Ro,KRX ; Kang Geun-Soon,KRX, CMOS output buffer circuit exhibiting reduced switching noise.
상세보기
Vajapey Sridhar ; Pham Luat Q., CMOS output buffer with slew rate control.
상세보기
Martelloni,Yannick, Circuit and method for switching an electrical load on after a delay.
상세보기
Masleid, Robert Paul; Dholabhai, Vatsal, Circuit with enhanced mode and normal mode.
상세보기
Masleid, Robert Paul; Kowalczyk, Andre, Circuits and methods for detecting and assisting wire transitions.
상세보기
Masleid,Robert Paul; Kowalczyk,Andre, Circuits and methods for detecting and assisting wire transitions.
상세보기
Masleid,Robert Paul; Kowalczyk,Andre, Circuits and methods for detecting and assisting wire transitions.
상세보기
Masleid, Robert, Circuits, systems and methods relating to a dynamic dual domino ring oscillator.
상세보기
Masleid,Robert P., Circuits, systems and methods relating to dynamic ring oscillators.
상세보기
Masleid, Robert Paul, Column select multiplexer circuit for a domino random access memory array.
상세보기
Masleid, Robert Paul, Configurable delay chain with stacked inverter delay elements.
상세보기
Masleid,Robert Paul, Configurable delay chain with stacked inverter delay elements.
상세보기
Masleid, Robert Paul, Configurable delay chain with switching control for tail delay elements.
상세보기
Masleid, Robert Paul, Configurable tapered delay chain with multiple sizes of delay elements.
상세보기
Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
상세보기
Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
상세보기
Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
상세보기
Crowley Matthew P., Differential signal generator with dynamic beta ratios.
상세보기
Rawson William Peter, Digital signal driver circuit having a high slew rate.
상세보기
Miller,William Edward, Driver circuit that limits the voltage of a wave front launched onto a transmission line.
상세보기
Lin, Yu-Tong; Liu, Yu-Chia; Lee, Chien-Wei, Driving circuit of input/output interface with changeable output force.
상세보기
Masleid, Robert P, Dynamic ring oscillators.
상세보기
Kuang,Jente Benedict; Ngo,Hung Cai; Nowka,Kevin John, Fast turn-off circuit for controlling leakage.
상세보기
Om, Hari, Impedance matching circuit.
상세보기
Chong,Yew Keong; Klein,David J.; Butka,Brian K., Impedance-matched output driver circuits having coarse and fine tuning control.
상세보기
Butka, Brian, Impedance-matched output driver circuits having enhanced predriver control.
상세보기
Butka,Brian, Impedance-matched output driver circuits having enhanced predriver control.
상세보기
Chong, Yew-Keong; Klein, David J.; Shao, XinXin; Shamarao, Prashant; Butka, Brian K., Impedance-matched output driver circuits having linear characteristics and enhanced coarse and fine tuning control.
상세보기
Hunt, Kenneth S., Increasing drive strength and reducing propagation delays through the use of feedback.
상세보기
David J. Klein ; Prashant Shamarao, Integrated circuit output buffers having control circuits therein that utilize output signal feedback to control pull-up and pull-down time intervals.
상세보기
Shamarao Prashant, Integrated circuit output buffers having feedback switches therein for reducing simultaneous switching noise and improving impedance matching characteristics.
상세보기
Lim, Jung Ho; Ji, Jung Hwan, Inverter circuits with first and second drivability dependent on first or second time period.
상세보기
Masleid, Robert P, Inverting zipper repeater circuit.
상세보기
Masleid, Robert P., Inverting zipper repeater circuit.
상세보기
Masleid, Robert Paul, Inverting zipper repeater circuit.
상세보기
Masleid, Robert, Leakage efficient anti-glitch filter.
상세보기
Masleid,Robert Paul, Leakage efficient anti-glitch filter with variable delay stages.
상세보기
Muljono, Harry, Method and apparatus for compensated slew rate control of line termination.
상세보기
Brueckner, Roland, Method for the operation of an electronic circuit utilizing two different voltage levels and electronic circuit.
상세보기
Chan Francis H., Method of controlling transmission of binary pulses on a transmission line.
상세보기
Shigehara, Hiroshi; Kinugasa, Masanori, Output buffer circuit.
상세보기
Itoh, Kunihiro; Uno, Osamu, Output buffer circuit and control method therefor.
상세보기
Itoh,Kunihiro; Uno,Osamu, Output buffer circuit and control method therefor.
상세보기
Tisinger Eric W. (Chandler AZ), Output driver stage with two tier current limit protection.
상세보기
Masleid, Robert Paul, Power efficient multiplexer.
상세보기
Masleid, Robert Paul, Power efficient multiplexer.
상세보기
Masleid, Robert Paul, Power efficient multiplexer.
상세보기
Masleid, Robert Paul, Power efficient multiplexer.
상세보기
Masleid,Robert Paul, Power efficient multiplexer.
상세보기
Shoichi Yoshizaki, Pull-up method and apparatus for a universal serial bus output driver.
상세보기
Arnold Chow, Reduced-undershoot CMOS output buffer with delayed VOL-driver transistor.
상세보기
Masleid, Robert Paul; Dholabhai, Vatsal; Klingner, Christian, Repeater circuit having different operating and reset voltage ranges, and methods thereof.
상세보기
Masleid,Robert Paul; Dholabhai,Vatsal; Klingner,Christian, Repeater circuit having different operating and reset voltage ranges, and methods thereof.
상세보기
Masleid,Robert Paul; Dholabhai,Vatsal; Stoiber,Steven Thomas; Singh,Gurmeet, Repeater circuit with high performance repeater mode and normal repeater mode.
상세보기
Masleid, Robert Paul; Dholabhai, Vatsal, Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability.
상세보기
Masleid,Robert Paul; Dholabhai,Vatsal, Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability.
상세보기
Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
상세보기
Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
상세보기
Ngo, Hung C.; Kuang, Jente B.; Nowka, Kevin J., Self limiting gate leakage driver.
상세보기
Nii,Koji, Semiconductor device having CMOS driver circuit.
상세보기
Muljono Harry ; Ilkbahar Alper, Slew rate control.
상세보기
Muljono, Harry; Ilkbahar, Alper, Slew rate control.
상세보기
Masleid, Robert P.; Burr, James B., Stacked inverter delay chain.
상세보기
Masleid,Robert P.; Burr,James B., Stacked inverter delay chain.
상세보기
Fujii Masahiro (Tokyo JPX) Ohno Yasuo (Tokyo JPX) Maeda Tadashi (Tokyo JPX) Atsumo Takao (Tokyo JPX) Matsuno Noriaki (Tokyo JPX) Numata Keiichi (Tokyo JPX) Yoshida Nobuhide (Tokyo JPX), Switching speed fluctuation detecting apparatus for logic circuit arrangement.
상세보기
Okajima Yoshinori (Kawasaki JPX) Kanazashi Kazuyuki (Kawasaki JPX), Transmission-line-voltage control circuit and electronic device including the control circuit.
상세보기
Vullaganti, Kalyana C., Variable impedance sense architecture and method.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Drive circuit comprising a subsidiary drive circuit 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (74)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Drive circuit comprising a subsidiary drive circuit 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (74)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트