$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electroless deposition for IC fabrication 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • C23C-026/00
출원번호 US-0850251 (1992-03-11)
발명자 / 주소
  • Ting Chiu H. (Saratoga CA) Paunovic Milan (Port Washington NY)
출원인 / 주소
  • Intel Corporation (Santa Clara CA 02)
인용정보 피인용 횟수 : 109  인용 특허 : 0

초록

Electroless deposition of a conducting material on an underlying conductive region is used in a fabrication of a semiconductor device. Electroless deposition provides a selective and an additive process for forming conductive layers, filling window and providing interconnections and terminals. The c

대표청구항

In the fabrication of integrated circuits, a process for selectively depositing a conductive material on a semiconductor substrate, wherein said semiconductor substrate is selected from the group consisting of silicon and any Class III-V semiconductor, comprising the steps of: depositing a dielectri

이 특허를 인용한 특허 (109)

  1. Sinha, Nishant, Activation of oxides for electroless plating.
  2. Sinha, Nishant, Activation of oxides for electroless plating.
  3. Kellam Mark, Aluminum-palladium alloy for initiation of electroless plating.
  4. Uehling, Trent S., Anchored conductive via and method for forming.
  5. Lee,Sung Gue; Kim,Yong Il, Bonding pads for a printed circuit board.
  6. Yakobson,Eric; Hurtubise,Richard; Witt,Christian; Chen,Qingyun, Capping of metal interconnects in integrated circuit electronic devices.
  7. Yakobson,Eric; Hurtubise,Richard; Witt,Christian; Chen,Qingyun, Capping of metal interconnects in integrated circuit electronic devices.
  8. Kezuka Takehiko,JPX ; Itano Mitsushi,JPX ; Kubo Motonobu,JPX, Cleaning agents and cleaning method.
  9. Valverde,Charles; Petrov,Nicolai; Yakobson,Eric; Chen,Qingyun; Paneccasio, Jr.,Vincent; Hurtubise,Richard; Witt,Christian, Cobalt and nickel electroless plating in microelectronic devices.
  10. Lowack, Klaus; Schmid, G?nter; Sezi, Recai, Component having at least two mutually adjacent insulating layers and corresponding production method.
  11. Weidman, Timothy W.; Wijekoon, Kapila P.; Zhu, Zhize; Gelatos, Avgerinos V. (Jerry); Khandelwal, Amit; Shanmugasundram, Arulkumar; Yang, Michael X.; Mei, Fang; Moghadam, Farhad K., Contact metallization scheme using a barrier layer over a silicide layer.
  12. Liu Chung-Shi,TWX ; Chang Chung-Long,TWX ; Yu Chen-Hua,TWX, Copper chemical-mechanical-polishing (CMP) dishing.
  13. Robinson Karl ; Taylor Ted, Copper electroless deposition on a titanium-containing surface.
  14. Robinson Karl ; Taylor Ted, Copper electroless deposition on a titanium-containing surface.
  15. Robinson Karl ; Taylor Ted, Copper electroless deposition on a titanium-containing surface.
  16. Robinson Karl ; Taylor Ted, Copper electroless deposition on a titanium-containing surface.
  17. Akram, Salman, Copper interconnect.
  18. Akram,Salman, Copper interconnect.
  19. Akram,Salman, Copper interconnect.
  20. Akram,Salman, Copper interconnect for semiconductor device.
  21. Lee Chwan-Ying,TWX ; Huang Tzuen-Hsi,TWX, Copper metallization of USLI by electroless process.
  22. Lopatin, Sergey D., Cu/Sn/Pd activation of a barrier layer for electroless CU deposition.
  23. Wood Alan G. ; Farnworth Warren M. ; Grigg Ford ; Akram Salman, Direct die contact (DDC) semiconductor package.
  24. Wood Alan G. ; Farnworth Warren M. ; Grigg Ford ; Akram Salman, Direct die contact (DDC) semiconductor package.
  25. Joshi,Rajeev; Tangpuz,Consuelo; Rios,Margie T.; Cruz,Erwin Victor R., Dual metal stud bumping for flip chip applications.
  26. Joshi,Rajeev; Tangpuz,Consuelo; Rios,Margie T.; Cruz,Erwin Victor R., Dual metal stud bumping for flip chip applications.
  27. Lee Chwan-Ying,TWX ; Huang Tzuen-Hsi,TWX, Electroless copper employing hypophosphite as a reducing agent.
  28. Stewart, Michael P.; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Eaglesham, David J., Electroless deposition process on a silicon contact.
  29. Stewart, Michael P.; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Eaglesham, David J., Electroless deposition process on a silicon contact.
  30. Sinha, Nishant; Morgan, Paul A., High aspect ratio fill method and resulting structure.
  31. Sinha, Nishant; Morgan, Paul A., High aspect ratio fill method and resulting structure.
  32. Drexl, Stefan; Goebel, Thomas; Helneder, Johann; Hommel, Martina; Klein, Wolfgang; Kôrner, Heinrich; Mitchell, Andrea; Schwerd, Markus; Seck, Martin, Integrated connection arrangements.
  33. Wang,Yuchun, Integrated polishing and electroless deposition.
  34. Simpson Cindy Reidsema, Interconnect structure in a semiconductor device and method of formation.
  35. Simpson Cindy Reidsema, Interconnect structure in a semiconductor device and method of formation.
  36. Moyer, Ralph Salvatore; Ryan, Vivian Wanda, Interconnections to copper IC's.
  37. Sinha,Nishant, Intermediate semiconductor device having activated oxide-based layer for electroless plating.
  38. Markham, Roger G.; Cok, Ronald Steven; Wang, Yongcai; Wright, Mitchell Lawrence, Making thin-film multi-layer micro-wire structure.
  39. Lim, Shoa-Siong Raymond; Chew, Hwee-Seng Jimmy, Manufacturing method of package substrate and package manufacturing method of semiconductor device.
  40. Akram, Salman, Method and semiconductor device having copper interconnect for bonding.
  41. Warren M. Farnworth ; Ford Grigg, Method for fabricating solder bumps by wave soldering.
  42. Lopatin,Sergey; Shanmugasundram,Arulkumar; Lubomirsky,Dmitry; Pancham,Ian A., Method for forming CoWRe alloys by electroless deposition.
  43. Braeckelmann Gregor ; Venkatraman Ramnath ; Herrick Matthew Thomas ; Simpson Cindy R. ; Fiordalice Robert W. ; Denning Dean J. ; Jain Ajay ; Capasso Cristiano, Method for forming a semiconductor device.
  44. Peter Zurcher ; Robert E. Jones, Jr. ; Papu D. Maniar ; Peir Chu, Method for forming a semiconductor device.
  45. Lee, Sung-Gue; Kim, Yong-Il, Method for forming bonding pads.
  46. Lee,Sung Gue; Kim,Yong Il, Method for forming bonding pads.
  47. Zakel Elke,DEX ; Aschenbrenner Rolf,DEX ; Ostmann Andreas,DEX ; Kasulke Paul,DEX, Method for galvanic forming of bonding pads.
  48. Hsu, Shih-Ping, Method for manufacturing an electronic package.
  49. Murray ; Sr. James R. ; Osmat Burhan, Method of creating a solderable metal layer on glass or ceramic.
  50. Chwan-Ying Lee TW; Tzuen-Hsi Huang TW, Method of electroless plating copper on nitride barrier.
  51. Lee, Chwan-Ying; Huang, Tzuen-Hsi, Method of electroless plating copper on nitride barrier.
  52. Lee, Chwan-Ying; Huang, Tzuen-Hsi, Method of electroless plating copper on nitride barrier.
  53. Preusse, Axel; Wehner, Susanne; Nopper, Markus, Method of forming a metal layer over a patterned dielectric by wet chemical deposition including an electroless and a powered phase.
  54. Lee Jin-Yuan,TWX ; Wang Chen-Jong,TWX, Method of forming metal interconnect structures and metal via structures using photolithographic and electroplating or electro-less plating procedures.
  55. Akram,Salman, Method of improving copper interconnects of semiconductor devices for bonding.
  56. Rana, Niraj, Methods for etching doped oxides in the manufacture of microfeature devices.
  57. Rana, Niraj, Methods for etching doped oxides in the manufacture of microfeature devices.
  58. Rana, Niraj, Methods for etching doped oxides in the manufacture of microfeature devices.
  59. Rana,Niraj, Methods for etching doped oxides in the manufacture of microfeature devices.
  60. Sinha, Nishant; Chopra, Dinesh; Fishburn, Fred D., Methods of forming electrical contacts to structures that are at different heights over a substrate relative to one another.
  61. Akram, Salman; Wark, James M.; Hiatt, William Mark, Methods of forming interconnects and semiconductor structures.
  62. Akram, Salman; Wark, James M.; Hiatt, William M., Methods of forming interconnects in a semiconductor structure.
  63. Sinha, Nishant; Chopra, Dinesh; Fishburn, Fred D., Methods of forming semiconductor structures.
  64. Wang, Liang; Mohammed, Ilyas; Haba, Belgacem, Micro mechanical anchor for 3D architecture.
  65. Akram Salman, Microbump interconnect for semiconductor dice.
  66. Akram Salman ; Farnworth Warren M., Non-oxidizing touch contact interconnect for semiconductor test systems and method of fabrication.
  67. Lim, Shoa-Siong Raymond; Chew, Hwee-Seng Jimmy, Package carrier, package carrier manufacturing method, package structure for semiconductor device and manufacturing method thereof.
  68. Smith Gregory C. ; Bonifield Thomas D., Planarized selective tungsten metallization system.
  69. Small Robert J., Post clean treatment.
  70. Small, Robert J., Post clean treatment.
  71. Small Robert J., Post clean treatment composition comprising an organic acid and hydroxylamine.
  72. Choi,Hok Kin; Thirumala,Vani; Dubin,Valery; Cheng,Chin chang; Zhong,Ting, Preparation of electroless deposition solutions.
  73. Lopatin,Sergey; Shanmugasundram,Arulkumar; Emami,Ramin; Fang,Hongbin, Pretreatment for electroless deposition.
  74. Lubomirsky, Dmitry; Weidman, Timothy W.; Shanmugasundram, Arulkumar; Kovarsky, Nicolay Y.; Wijekoon, Kapila, Process for electroless copper deposition.
  75. Zhang Hongyong,JPX ; Uochi Hideki,JPX ; Takayama Toru,JPX ; Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX, Process for fabricating a thin film transistor semiconductor device.
  76. Hussein Makarem A., Process to manufacture continuous metal interconnects.
  77. Christenson, Kurt Karl, Reagent activator for electroless plating.
  78. Christenson,Kurt Karl, Reagent activator for electroless plating.
  79. Hu,Chao Kun; Rosenberg,Robert; Rubino,Judith M.; Sambucetti,Carlos J.; Stamper,Anthony K., Reduced electromigration and stressed induced migration of copper wires by surface coating.
  80. Akram,Salman; Wark,James M.; Hiatt,William M., Selective nickel plating of aluminum, copper, and tungsten structures.
  81. Hongyong Zhang JP; Hideki Uochi JP; Toru Takayama JP; Shunpei Yamazaki JP; Yasuhiko Takemura JP, Semiconductor and process for fabricating the same.
  82. Zhang Hongyong,JPX ; Uochi Hideki,JPX ; Takayama Toru,JPX ; Yamazaki Shunpei,JPX ; Takemura Yasuhiko,JPX, Semiconductor and process for fabricating the same.
  83. Abbott,Donald C., Semiconductor assembly having substrate with electroplated contact pads.
  84. Abbott,Donald C., Semiconductor assembly having substrate with electroplated contact pads.
  85. Sergey D. Lopatin ; Carl J. Galewski, Semiconductor catalytic layer and atomic layer deposition thereof.
  86. Nakatani, Goro; Sakamoto, Tatsuya, Semiconductor device and method for manufacturing the same.
  87. Aoyama,Junichi, Semiconductor device and method of manufacturing the same.
  88. Akram, Salman, Semiconductor device having copper interconnect for bonding.
  89. Akram, Salman; Wark, James M.; Hiatt, William M., Semiconductor device structures including nickel plated aluminum, copper, and tungsten structures.
  90. Akram, Salman; Wark, James M.; Hiatt, William Mark, Semiconductor devices comprising nickel- and copper-containing interconnects.
  91. Lopatin Sergey D. ; Iacoponi John A., Semiconductor metalization barrier and manufacturing method therefor.
  92. Sinha,Nishant; Chopra,Dinesh; Fishburn,Fred D., Semiconductor processing methods for forming electrical contacts.
  93. Sinha,Nishant; Chopra,Dinesh; Fishburn,Fred D., Semiconductor structures.
  94. Yamazaki,Shunpei; Takemura,Yasuhiko; Zhang,Hongyong; Takayama,Toru; Uochi,Hideki, Semiconductor, semiconductor device, and method for fabricating the same.
  95. Lopatin,Sergey D.; Shanmugasundrum,Arulkumar; Shacham Diamand,Yosef, Silver under-layers for electroless cobalt alloys.
  96. Farnworth, Warren M.; Grigg, Ford, System for fabricating solder bumps on semiconductor components.
  97. Markham, Roger G.; Cok, Ronald Steven; Wang, Yongcai; Wright, Mitchell Lawrence, Thin-film multi-layer micro-wire structure.
  98. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  99. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  100. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  101. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  102. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  103. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  104. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  105. Goodman Dale E. ; Hoffmeyer Mark K. ; Krabbenhoft Roger S., Universal surface finish for DCA, SMT and pad on pad interconnections.
  106. Chen Kun-Cho,TWX ; Jenq Jason,TWX, Wafer structure for securing bonding pads on integrated circuit chips and a method for fabricating the same.
  107. Kazuhisa Sato JP; Hiroyuki Hashimoto JP, Wired board and method of producing the same.
  108. Kaneko, Kentaro; Atobe, Hidemi, Wiring board and method of manufacturing the same.
  109. Matsunaga, Noriaki; Usui, Takamasa; Ito, Sachiyo, Wiring structure of semiconductor device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로