[특허]Cache affinity scheduler

Cache affinity scheduler 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G06F-012/00 G06F-015/16
출원번호	US-0747658 (1991-08-19)
발명자 / 주소	Valencia Andrew J. (Portland OR)
출원인 / 주소	Sequent Computer Systems, Inc. (Beaverton OR 02)
인용정보	피인용 횟수 : 77 인용 특허 : 0

초록 ▼

A computing system (50) includes N number of symmetrical computing engines having N number of cache memories joined by a system bus (12). The computing system includes a global run queue (54), an FPA global run queue, and N number of affinity run queues (58). Each engine is associated with one affinity run queue, which includes multiple slots. When a process first becomes runnable, it is typically attached one of the global run queues. A scheduler allocates engines to processes and schedules the processes to run on the basis of priority and engine availability. An engine typically stops running a process before it is complete. When the process becomes runnable again the scheduler estimates the remaining cache context for the process in the cache of the engine. The scheduler uses the estimated amount of cache context in deciding in which run queue a process is to be enqueued. The process is enqueued to the affinity run queue of the engine when the estimated cache context of the process is sufficiently high, and is enqueued onto the global run queue when the cache context is sufficiently low. The procedure increases computing system performance and reduces bus traffic because processes will run on engines having sufficient cache affinity, but will also run on the best available engine when there is insufficient cache context.

대표청구항 ▼

A computing system, comprising: multiple computing engines that run processes, the multiple computing engines being associated with respective cache memories and respective affinity run queues; cache context estimating means for estimating an amount of cache context of a particular one of the cache memories with respect to a particular one of the processes; enqueuing means for enqueuing certain ones of the processes to the affinity run queues; and decision means responsive to the estimated amount of cache context for deciding whether to enqueue the particular process to a particular one of the affinity run queues.

이 특허를 인용한 특허 (77)

Cotugno, Lauren Ann; Wilson, Philip Douglas; Whitener, Mark Douglas; Billard, Stephen Lane, Affinity checking process for multiple processor, multiple bus optimization of throughput.
상세보기
Boland Vernon K., Affinity scheduling of data within multi-processor computer systems.
상세보기
Slingwine John D. ; McKenney Paul E., Apparatus and method for achieving reduced overhead mutual exclusion and maintaining coherency in a multiprocessor system utilizing execution history and thread monitoring.
상세보기
Slingwine John D. ; McKenney Paul E., Apparatus and method for achieving reduced overhead mutual-exclusion and maintaining coherency in a multiprocessor syste.
상세보기
Okita, Glen Kazumi; Chan, Alex Yiu Man; Poon, Stanley Ka Hung; Thomas, Binu, Apparatus and method for collecting and displaying information in a workflow system.
상세보기
Okita,Glen Kazumi; Chan,Alex Yiu Man; Poon,Stanley Ka Hung; Thomas,Binu, Apparatus and method for collecting and displaying information in a workflow system.
상세보기
Brenner, Larry Bert; Browning, Luke Matthew, Apparatus and method for periodic load balancing in a multiple run queue system.
상세보기
Brenner, Larry Bert; Browning, Luke Matthew, Apparatus and method for starvation load balancing using a global run queue in a multiple run queue system.
상세보기
He Xiaoyong,ATX, Apparatus and method for the real-time processing of a plurality of tasks.
상세보기
Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Stafford, James Michael, Asymmetric heterogeneous multi-threaded operating system.
상세보기
Minor, Barry L; Nutter, Mark Richard; To, VanDung Dang, Balancing computational load across a plurality of processors.
상세보기
Minor,Barry L; Nutter,Mark Richard; To,VanDung Dang, Balancing computational load across a plurality of processors.
상세보기
Davis Todd C., Cache affinity scheduling method for multi-processor nodes in a split transaction bus architecture.
상세보기
Franke Hubertus ; Pattnaik Pratap Chandra ; Krieger Orran Yaakov ; Baransky Yurij Andrij, Cache architecture to enable accurate cache sensitivity.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, Computer system for executing switch and table translate instructions requiring wide operands.
상세보기
Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Adiletta,Matthew J., Control mechanisms for enqueue and dequeue operations in a pipelined network processor.
상세보기
Ryan Charles P. (Phoenix AZ), Controllably operable method and apparatus for predicting addresses of future operand requests by examination of address.
상세보기
Ninomiya, Atsushi, Data migration method and data migration device.
상세보기
Ginsberg,Michael, Data structure for efficient enqueuing and dequeuing.
상세보기
Koyama, Masahiro; Miyake, Norihisa; Fujii, Kenjiro, Decentralized control system for network connection.
상세보기
Brokenshire, Daniel Alan; Hofstee, Harm Peter; Minor, Barry L; Nutter, Mark Richard, Dynamically partitioning processing across a plurality of heterogeneous processors.
상세보기
Brokenshire,Daniel Alan; Hofstee,Harm Peter; Minor,Barry L; Nutter,Mark Richard, Dynamically partitioning processing across plurality of heterogeneous processors.
상세보기
Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Xenidis, James, Grouping processors and assigning shared memory space to a group in a heterogeneous computer environment.
상세보기
Anand, Vaijayanthimala K.; Burdick, Dean J.; Olszewski, Bret R., Heuristic based affinity dispatching for shared processor partition dispatching.
상세보기
Anand, Vaijayanthimala K.; Burdick, Dean J.; Olszewski, Bret R., Heuristic based affinity dispatching for shared processor partition dispatching.
상세보기
Cranston, Wayne M.; Yang, Min-Yu; Purtell, Michael J., High performance interprocess communication.
상세보기
Aguilar, Jr., Maximino; Chow, Alex Chunghen; Day, Michael Norman; Gowen, Michael Stan; Nutter, Mark Richard; Xenidis, James, Loading software on a plurality of processors.
상세보기
Aguilar, Jr.,Maximino; Chow,Alex Chunghen; Day,Michael Norman; Gowen,Michael Stan; Nutter,Mark Richard; Xenidis,James, Loading software on a plurality of processors.
상세보기
Aguilar, Jr., Maximino; Day, Michael Norman; Nutter, Mark Richard; Stafford, James Michael, Managing a plurality of processors as devices.
상세보기
Saltzstein William E. ; Sabri Mohamed ; Dobaj Anthony P. ; Baumann Eric O., Medical patient vital signs-monitoring apparatus.
상세보기
Hunter, Jesse D.; Brown, Michel; Egolf, David A.; Keil, Jon; Meduna, Michael, Method and data processing system providing processor affinity dispatching.
상세보기
Brenner,Larry Bert; Browning,Luke Matthew, Method for determining idle processor load balancing in a multiple processors system.
상세보기
Boland Vernon K. ; Brasche Kevin R. ; Smith Kenneth A., Method for load balancing a per processor affinity scheduler wherein processes are strictly affinitized to processors an.
상세보기
Slingwine John D. (Beaverton OR) McKenney Paul E. (Beaverton OR), Method for maintaining data coherency using thread activity summaries in a multicomputer system.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, Method for performing computations using wide operands.
상세보기
Benhase, Michael Thomas; Chen, James Chienchiung, Method, system, program, and data structure for queuing requests having different priorities.
상세보기
Matz,Paul E.; Okita,Glen K.; Chahrouri,Gebran; Butensky,Michael, Methods and apparatus for executing a transaction task within a transaction processing system employing symmetric multiprocessors.
상세보기
Anand, Vaijayanthimala K.; Burdick, Dean J.; Olszewski, Bret R., Optimization of thread wake up for shared processor partitions.
상세보기
Anand, Vaijayanthimala K.; Burdick, Dean J.; Olszewski, Bret R., Optimization of thread wake up for shared processor partitions.
상세보기
Paul E. McKenney ; Chandrasekhar Pulmarasetti, Optimized function execution for a multiprocessor computer system.
상세보기
Ninomiya, Atsushi, Parallel computer, migration program and migration method.
상세보기
David Wisler ; Yu-Cheung Cheung ; Charles W. Johnson, Partitioning memory shared by multiple processors of a distributed processing system.
상세보기
Duncan Samuel Hammond ; Herdeg Glenn Arthur ; Hetherington Ricky Charles ; Keefer Craig Durand ; Steinman Maurice Bennet ; Guglielmi Paul Michael, Performance optimization and system bus duty cycle reduction by I/O bridge partial cache line writes.
상세보기
Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra, Processing data packets.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, Processor architecture for executing wide transform slice instructions.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, Processor architecture for executing wide transform slice instructions.
상세보기
Aguilar, Jr., Maximino; Nutter, Mark Richard; Stafford, James Michael, Processor dedicated code handling in a multi-processor environment.
상세보기
Aguilar, Jr., Maximino; Nutter, Mark Richard; Stafford, James Michael, Processor dedicated code handling in a multi-processor environment.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, Processor for executing wide operand operations using a control register and a results register.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, Processor for executing wide operand operations using a control register and a results register.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, Processor for performing operations with two wide operands.
상세보기
Smith Michael B. (Mississauga CAX) Tresidder Michael J. (Scarborough CAX), Pseudo-LRU cache memory replacement method and apparatus utilizing nodes.
상세보기
Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra, Queue array caching in network devices.
상세보기
Wolrich, Gilbert; Rosenbluth, Mark B.; Bernstein, Debra, Queue arrays in network devices.
상세보기
Wolrich,Gilbert; Rosenbluth,Mark B.; Bernstein,Debra; Hooper,Donald F., Queue management.
상세보기
Zolnowsky John E., Real time thread dispatcher for multiprocessor applications.
상세보기
Zolnowsky, John E., Real time thread dispatcher for multiprocessor applications.
상세보기
Nakamura, Kazuhiro, Schedule control program and schedule control method.
상세보기
Kato Nobuhiro,JPX, Scheduler reducing cache failures after check points in a computer system having check-point restart function.
상세보기
Kato Nobuhiro,JPX, Scheduler reducing cache failures after check points in a computer system having check-point restart functions.
상세보기
Gopalan, Yadhu; Hsieh, Bor-ming; Miller, Mark, Scheduling threads in multi-core systems.
상세보기
Li Shih-Gong (Austin TX), Selecting buckets for redistributing data between nodes in a parallel database in the incremental mode.
상세보기
Aguilar, Jr.,Maximino; Day,Michael Norman; Nutter,Mark Richard; Xenidis,James, System and method for grouping processors and assigning shared memory space to a group in heterogeneous computer environment.
상세보기
Cohen, Mitchell Adam; Jhingran, Anant Deep; Mraz, Ronald, System and method for maximizing usage of computer resources in scheduling of application tasks.
상세보기
Aguilar, Jr.,Maximino; Manning,Sidney James; Nutter,Mark Richard; Stafford,James Michael, System and method for processor thread for software debugging.
상세보기
Aguilar, Jr.,Maximino; Craft,David; Day,Michael Norman; Hatakeyama,Akiyuki; Hofstee,Harm Peter; Suzuoki,Masakazu, System and method for selecting and using a signal processor in a multiprocessor system to operate as a security for encryption/decryption of data.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, System and methods for expandably wide processor instructions.
상세보기
Hansen, Craig; Moussouris, John; Massalin, Alexia, System and methods for expandably wide processor instructions.
상세보기
Brenner,Larry Bert; Browning,Luke Matthew, System for preventing periodic load balancing if processor associated with lightest local run queue has benefited from idle processor load balancing within a determined time period.
상세보기
Takada, Aritoki, Systems and methods for managing public and private queues for a storage system.
상세보기
Brokenshire,Daniel Alan; Day,Michael Norman; Minor,Barry L; Nutter,Mark Richard; To,VanDung Dang, Task queue management of virtual devices using a plurality of processors.
상세보기
McKenney, Paul E.; Krueger, Phillip E., Using hardware counters to estimate cache warmth for process/thread schedulers.
상세보기
Brokenshire,Daniel Alan; Day,Michael Norman; Minor,Barry L; Nutter,Mark Richard, Virtual devices using a pluarlity of processors.
상세보기
Brokenshire, Daniel Alan; Day, Michael Norman; Minor, Barry L; Nutter, Mark Richard, Virtual devices using a plurality of processors.
상세보기
Saltzstein William E. ; Sabri Mohamed ; Burkhart Scott M. ; Semler Gregory T., Vital signs monitor.
상세보기
Saltzstein William E. ; Sabri Mohamed ; Burkhart Scott M. ; Semler Gregory T., Vital signs monitoring unit.
상세보기
Rosenbluth,Mark B.; Bernstein,Debra; Wolrich,Gilbert, Write queue descriptor count instruction for high speed queuing.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Cache affinity scheduler 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (77)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Cache affinity scheduler 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (77)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트