$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Method and apparatus for cost-based heuristic instruction scheduling

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-009/45    G06F-009/38   
미국특허분류(USC) 395/700 ; 364/DIG ; 1 ; 364/2301 ; 364/2318
출원번호 US-0661674 (1991-02-27)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 74  인용 특허 : 0
초록

A method and apparatus for cost based heuristic instruction scheduling for a pipelined processor is disclosed which has particular application to compile time instruction scheduling after code generation. The method and apparatus schedules instructions of an instruction block one at a time, based on the lowest total cost among all the current eligible free instructions. The total cost of each of the current eligible free instructions is computed based on the weighted sum of a plurality of cost heuristics. The cost heuristics used in the preferred embodim...

대표
청구항

A method for cost-based heuristic instruction scheduling instructions for execution in a pipelined processor, said instructions comprising definitions, resources for use in said pipeline processor, or definitions and resources for use in said pipelined processor, said method comprising the steps of: building an instruction dependency graph data structure for an instruction block, said instruction block comprising a plurality of instructions to be scheduled and said dependency graph data structure comprising said plurality of instructions arranged in a se...

이 특허를 인용한 특허 피인용횟수: 74

  1. Adams Phillip M.. Accelerator for interpretive environments. USP1999035889996.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  5. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  11. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  17. Santosuosso, John M.. Autonomic refresh of a materialized query table in a computer database. USP2016049311355.
  18. Santosuosso, John Matthew. Autonomic refresh of a materialized query table in a computer database. USP2013068468152.
  19. Santosuosso, John Matthew. Autonomic refresh of a materialized query table in a computer database. USP2013078478741.
  20. Adams Phillip M.. Burst-loading of instructions into processor cache by execution of linked jump instructions embedded in cache line size blocks. USP2000106141732.
  21. Phillip M. Adams. Cache fencing for interpretive environments. USP2002036356996.
  22. Phillip M. Adams. Cache fencing for interpretive environments. USP2002066408384.
  23. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  24. Clarke,Stephen. Compiling computer programs including branch instructions. USP2006027007272.
  25. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  26. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  27. Highland Frederic D.. Declaration programming language extension for procedural programming languages. USP2000116145120.
  28. Adams, Phillip M.. Endian-neutral loader for interpretive environment. USP2003066578193.
  29. Martin, Allan Russell. Extension of swing modulo scheduling to evenly distribute uniform strongly connected components. USP2012098266610.
  30. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  31. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  32. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  33. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  34. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  35. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  36. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  37. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  38. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  39. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  40. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  41. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  42. Griffith James S. (Aloha OR) Gupta Shantanu R. (Beaverton OR) Hinton Glenn J. (Portland OR). Method and apparatus for binding instructions to dispatch ports of a reservation station. USP1997115689674.
  43. Le Van Suu Maurice Gilbert,FRX. Method and apparatus for determining a composition of an integrated circuit. USP1998065764948.
  44. Guo, Xiaofeng; Dai, Jinquan; Li, Long. Method and apparatus for merging critical sections. USP2011108037466.
  45. Reinders James R.. Method and apparatus for scheduling instructions for execution on a multi-issue architecture computer. USP1998105819088.
  46. Arbabi Mansur (Montgomery County MD) Baniak Jonathan E. (Montgomery County MD). Method and apparatus for scheduling resources. USP1997045619695.
  47. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  48. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  49. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  50. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  51. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  52. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  53. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  54. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  55. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  56. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  57. Hill, Ralph D.. Method for estimating cost when placing operations within a modulo scheduler when scheduling for processors with a large number of function units or reconfigurable data paths. USP2011077979860.
  58. Hill,Ralph D.. Method for estimating cost when placing operations within a modulo scheduler when scheduling for processors with a large number of function units or reconfigurable data paths. USP2006087093255.
  59. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  60. Phillip M. Adams. Pin management of accelerator for interpretive environments. USP2002106470424.
  61. Martin, Allan Russell. Pinning internal slack nodes to improve instruction scheduling. USP2013028387035.
  62. Martin,Allan Russell. Pinning internal slack nodes to improve instruction scheduling. USP2009027493611.
  63. Volkonsky, Vladimir Y.; Ostanevich, Alexander Y.; Sushentsov, Alexander L.. Profile driven code motion and scheduling. USP2003076594824.
  64. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  65. Ostanevich, Alexander Y.; Volkonsky, Vladimir Y.. Register economy heuristic for a cycle driven multiple issue instruction scheduler. USP2004046718541.
  66. Guo, Xiaofeng; Dai, Jinquan; Li, Long. Scheduling multithreaded programming instructions based on dependency graph. USP2013128612957.
  67. Greenfield T. Kyle ; Vallance Charles A. ; Dively ; II Rogest W. ; Nelson Gregory D. ; Rodriguez Ismael. Software planning program for coatings. USP1998045737227.
  68. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  69. Tzen,Ten H.. Super-region instruction scheduling and code generation for merging identical instruction into the ready-to-schedule instruction. USP2006067069555.
  70. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  71. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  72. Simons Barbara Bluestein ; Sarkar Vivek. System, method, and program product for instruction scheduling in the presence of hardware lookahead accomplished by th. USP1999035887174.
  73. Simons Barbara Bluestein ; Sarkar Vivek. System, method, and program product for loop instruction scheduling hardware lookahead. USP2000036044222.
  74. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.