$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device having a pad array carrier package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-029/44
  • H01L-029/52
  • H01L-029/60
출원번호 US-0841765 (1992-03-02)
발명자 / 주소
  • Lin Paul T. (Austin TX) McShane Michael B. (Austin TX) Wilson Howard P. (Austin TX)
출원인 / 주소
  • Motorola, Inc. (Schaumburg IL 02)
인용정보 피인용 횟수 : 577  인용 특허 : 0

초록

A semiconductor device (10) having first and second wiring layers (30, 33) on opposite surfaces of a carrier substrate (12) interconnected through vias (32) formed in the carrier substrate (12) electrically coupling an electronic component (18) to a mounting substrate through compliant solder balls

대표청구항

A semiconductor device having a pad array carrier package comprising: a carrier substrate having a die attach surface opposite a package mounting surface; an electronic component mounted on the die attach surface; a plurality of bonding pads arrayed on a face of the electronic component; a plurality

이 특허를 인용한 특허 (577)

  1. Stone, Thomas W., Alignment tolerant optical interconnect devices.
  2. Lan James J. D. ; Chiang Steve S. ; Shepherd William H. ; Wu Paul Y. F., Antifuse interconnect between two conducting layers of a printed circuit board.
  3. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Apparatus and method for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages.
  4. Weber Patrick O., Apparatus for encapsulating electronic packages.
  5. Weber Patrick O. (San Jose CA), Apparatus for encapsulating electronic packages.
  6. Trisnadi, Jahja I.; Carlisle, Clinton B., Apparatus for selectively blocking WDM channels.
  7. Maheshwari,Dinesh, Arbitrary phase profile for better equalization in dynamic gain equalizer.
  8. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  9. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  10. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  11. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  12. Sherman John V., Arrangement of pads and through-holes for semiconductor packages.
  13. McCormick,Carolyn; Jessep,Rebecca; Dungan,John; Boggs,David W.; Sato,Daryl, Arrangement of vias in a substrate to support a ball grid array.
  14. Curtin Mark, Assembly kit for a nested support fixtue for PC cards.
  15. Moden Walter, BGA package and method of fabrication.
  16. Moden, Walter, BGA package and method of fabrication.
  17. Moden, Walter, BGA package and method of fabrication.
  18. Jiang, Tongbi; Schrock, Edward, BGA package having substrate with patterned solder mask defining open die attach area.
  19. Rhyner, Kenneth R.; Lyne, Kevin; Wontor, David G.; Harper, Peter R., BGA package with traces for plating pads under the chip.
  20. Yamamura Hideho,JPX, BGA type semiconductor device and electronic equipment using the same.
  21. Yamamura, Hideho, BGA type semiconductor device and electronic equipment using the same.
  22. Yamamura,Hideho, BGA type semiconductor device and electronic equipment using the same.
  23. Yamamura,Hideho, BGA type semiconductor device and electronic equipment using the same.
  24. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Backside warpage control structure and fabrication method.
  25. Pedder David John,GBX, Ball grid array arrangement.
  26. Moscicki Jean-Pierre,FRX, Ball grid array casing for integrated circuits.
  27. Mahulikar Deepak ; Hoffman Paul R. ; Braden Jeffrey S., Ball grid array electronic package.
  28. Ho Tony H. (Hsin-Chu TWX), Ball grid array having reduced mechanical stress.
  29. Mehr Behrooz, Ball grid array integrated circuit package.
  30. Barrow Michael, Ball grid array integrated circuit package that has vias located within the solder pads of a package.
  31. Bond Robert H. (Plano TX) Hundt Michael J. (Double Oak TX), Ball grid array integrated circuit package with high thermal conductivity.
  32. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  33. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  34. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  35. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Ball grid array package enhanced with a thermal and electrical connector.
  36. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Ball grid array package fabrication with IC die support structures.
  37. Zhao, Sam Ziqun; Khan, Rezaur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package having one or more stiffeners.
  38. Khan, Reza-ur Rahman; Zhong, Chong Hua, Ball grid array package substrates and method of making the same.
  39. Khan,Reza ur Rahman; Zhong,Chong Hua, Ball grid array package substrates with a modified central opening and method for making the same.
  40. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with multiple interposers.
  41. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Ball grid array package with patterned stiffener layer.
  42. Zhao, Sam Ziqun; Khan, Reza ur Rahman; Law, Edward; Papageorge, Marc, Ball grid array package with patterned stiffener surface and method of assembling the same.
  43. Zhao, Sam Ziqun; Rahman Khan, Reza ur, Ball grid array package with separated stiffener layer.
  44. Khan,Reza ur Rahman; Zhao,Sam Ziqun, Ball grid array package with stepped stiffener layer.
  45. Tao, Yuming; Long, Jon M.; Pannikkat, Anilkumar Raman, Ball grid array package-to-board interconnect co-design apparatus.
  46. Tao,Yuming; Long,Jon M.; Pannikkat,Anilkumar Raman, Ball grid array package-to-board interconnect co-design apparatus.
  47. Bolken,Todd O.; Cobbley,Chad A., Ball grid array packages with thermally conductive containers.
  48. Hirakawa Tadashi,JPX, Ball grid array semiconductor package with solder ball openings in an insulative base.
  49. Shim Il Kwon,KRX ; Heo Young Wook,KRX ; Darreaux Robert Francis, Ball grid array semiconductor package with solder balls fused on printed circuit board and method for fabricating the sa.
  50. Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Shepherd William H. ; Xie John Y. ; Jiang Hang, Ball grid array structure and method for packaging an integrated circuit chip.
  51. Kimura Naoto (Kumamoto JPX), Ball grid array type of semiconductor device.
  52. Zimmerman John, Ball grid array with recessed solder balls.
  53. Amm, David T.; Trisnadi, Jahja; Hunter, James; Gudeman, Christopher; Maheshwari, Dinesh, Blazed grating light valve.
  54. Curtin Mark, Board matched nested support fixture.
  55. Minervini, Anthony D., Bottom port multi-part surface mount MEMS microphone.
  56. Minervini, Anthony D., Bottom port surface mount MEMS microphone.
  57. Minervini, Anthony D., Bottom port surface mount MEMS microphone.
  58. Dickey, Brenton L., Carrier for substrate film.
  59. d'Estries,Maximilien, Cavity case with clip/plug for use on multi-media card.
  60. Gary L. Swiss ; Angel O. Alvarez, Cavity semiconductor package with exposed leads and die pad.
  61. McLellan, Neil; Wagenhoffer, Katherine; Lin, Geraldine Tsui Yee; Kirloskar, Mohan, Cavity-type integrated circuit package.
  62. Steffen Francis,FRX, Chip card micromodule as a surface-mount device.
  63. Steffen Francis,FRX, Chip card micromodule as a surface-mount device.
  64. Watanabe, Shinya; Ozawa, Isao, Chip mounting substrate, first level assembly, and second level assembly.
  65. Schueller Randolph Dennis ; Geissinger John David, Chip scale ball grid array for integrated circuit package.
  66. Schueller Randolph D., Chip scale ball grid array for integrated circuit packaging.
  67. Peter R. Ewer GB, Chip scale package.
  68. Su Ching-Huei,TWX ; Tao Su,TWX, Chip scale package.
  69. Ewer Peter R.,GBX, Chip scale packaging process.
  70. Maheshwari, Dinesh; Trisnadi, Jahia; Corrigan, Robert W., Chirped optical MEM device.
  71. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Circuit and substrate encapsulation methods.
  72. Sakamoto,Noriaki; Kobayashi,Yoshiyuki; Sakamoto,Junji; Mashimo,Shigeaki; Okawa,Katsumi; Maehara,Eiju; Takahashi,Kouji, Circuit device and manufacturing method of circuit device.
  73. Sakamoto,Noriaki; Kobayashi,Yoshiyuki; Sakamoto,Junji; Mashimo,Shigeaki; Okawa,Katsumi; Maehara,Eiju; Takahashi,Kouji, Circuit device and manufacturing method of circuit device and semiconductor module.
  74. Kinsman,Larry; Wensel,Richard; Reeder,Jeff, Circuit substrates, semiconductor packages, and ball grid arrays.
  75. Dell Timothy Jay ; Feng George Cheng-Cwo ; Kellogg Mark William, Clock distribution system for synchronous circuit assemblies.
  76. Miks, Jeffrey Alan; Roman, David; Miranda, John A., Compact flash memory card with clamshell leadframe.
  77. Fjelstad, Joseph, Compliant package with conductive elastomeric posts.
  78. Carson, Flynn, Compliant semiconductor package with anisotropic conductive material interconnects and methods therefor.
  79. Jiang, Tongbi; Schrock, Edward, Composite interposer for BGA packages.
  80. Jiang, Tongbi; Schrock, Edward, Composite interposer for BGA packages.
  81. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode.
  82. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode semiconductor device.
  83. Do, Won Chul; Ko, Yong Jae, Conductive pad on protruding through electrode semiconductor device.
  84. Davis, Terry W.; Son, Sun Jin, Conformal shield on punch QFN semiconductor package.
  85. Light, David; Tostado, Paula Lagattuta; Warner, Michael, Connection components with anisotropic conductive material interconnection.
  86. James, Richard D.; Lamson, Michael A., Constant impedance routing for high performance integrated circuit packaging.
  87. Jackson Timothy L., Deflectable interconnect.
  88. Jackson, Timothy L., Deflectable interconnect.
  89. Jackson, Timothy L., Deflectable interconnect.
  90. Timothy L. Jackson, Deflectable interconnect.
  91. Jiang,Tongbi, Die attach material for TBGA or flexible circuitry.
  92. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die down ball grid array package.
  93. Khan, Reza-Ur Rahman; Zhao, Sam Ziqun, Die down ball grid array packages and method for making same.
  94. Khan, Reza-ur Rahman; Zhao, Sam Ziqun, Die-down ball grid array package with die-attached heat spreader and method for making the same.
  95. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package including a substrate capable of mounting an integrated circuit die and method for making the same.
  96. Zhang,Tonglong; Khan,Reza ur Rahman, Die-up ball grid array package with a heat spreader and method for making the same.
  97. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with attached stiffener ring.
  98. Zhao, Sam Z; Khan, Reza-ur R, Die-up ball grid array package with die-attached heat spreader.
  99. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Die-up ball grid array package with enhanced stiffener.
  100. Khan,Reza ur Rahman; Zhao,Sam Ziqun; Bacher,Brent, Die-up ball grid array package with patterned stiffener opening.
  101. Khan,Reza ur R; Zhao,Sam Z; Bacher,Brent, Die-up ball grid array package with printed circuit board attachable heat spreader.
  102. Zhao,Sam Z; Khan,Reza ur R, Die-up ball grid array package with printed circuit board attachable heat spreader.
  103. Trisnadi,Jahja I.; Carlisle,Clinton B.; Cejna,Vlastimil, Diffractive light modulator-based dynamic equalizer with integrated spectral monitor.
  104. Filoteo, Jr., Dario S.; Espiritu, Emmanuel A., Direct via wire bonding and method of assembling the same.
  105. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  106. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  107. Berry, Christopher John; Huemoeller, Ronald Patrick; Hiner, David Jon, Direct-write wafer level chip scale package.
  108. Miks,Jeffrey A.; Shis,Jung Chun, Drop resistant bumpers for fully molded memory cards.
  109. Berry, Christopher J., Dual laminate package structure with embedded elements.
  110. Berry, Christopher J., Dual laminate package structure with embedded elements.
  111. Berry, Christopher J., Dual laminate package structure with embedded elements.
  112. Barrow Michael, Eclipse via in pad structure.
  113. Ishino Masakazu,JPX ; Satoh Ryohei,JPX ; Mita Mamoru,JPX, Electrode structure of a wiring substrate of semiconductor device having expanded pitch.
  114. Ishino Masakazu,JPX ; Satoh Ryohei,JPX ; Mita Mamoru,JPX, Electrode structure of wiring substrate of semiconductor device having expanded pitch.
  115. Thomas P. Glenn, Electromagnetic interference shield device with conductive encapsulant and dam.
  116. Ronald S. Waters, Electronic apparatus.
  117. Koiwa Kaoru,JPX ; Yamakawa Koji ; Iyogi Kiyoshi,JPX ; Yasumoto Takaaki,JPX ; Iwase Nobuo,JPX, Electronic component and electronic component connecting structure.
  118. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Electronic component package comprising fan-out and fan-in traces.
  119. Fan,Chun Ho; Tsang,Kwok Cheung, Electronic components such as thin array plastic packages and process for fabricating same.
  120. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Embedded component package and fabrication method.
  121. Huemoeller, Ronald Patrick; Kelly, Michael; Hiner, David Jon, Embedded component package and fabrication method.
  122. Kalandar, Navas Khan Oratti; Low, Boon Yew; Muniandy, Kesvakumar V. C., Embedded die ball grid array package.
  123. Kalandar, Navas Khan Oratti; Low, Boon Yew; Muniandy, Kesvakumar V. C., Embedded die ball grid array package.
  124. Szczech, John B.; Van Kessel, Peter, Embedded dielectric as a barrier in an acoustic device and method of manufacture.
  125. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David J., Embedded electronic component package.
  126. Huemoeller, Ronald P.; Rusli, Sukianto; Hiner, David Jon, Embedded electronic component package fabrication method.
  127. Sheridan,Richard Peter; Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Embedded leadframe semiconductor package.
  128. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
  129. Rahman Khan,Reza ur; Zhao,Sam Ziqun, Enhanced die-down ball grid array and method for making the same.
  130. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Enhanced die-up ball grid array packages and method for making the same.
  131. Berry, Christopher J.; Scanlan, Christopher M.; Faheem, Faheem F., Etch singulated semiconductor package.
  132. Berry,Christopher J.; Scanlan,Christopher M.; Faheem,Faheem F., Etch singulated semiconductor package.
  133. Foster, Donald C., Exposed lead QFP package fabricated through the use of a partial saw process.
  134. Foster,Donald C., Exposed lead QFP package fabricated through the use of a partial saw process.
  135. Foster,Donald Craig, Exposed lead interposer leadframe package.
  136. Wang, Wei-Ping; Lin, Pang-Chun; Hsiao, Chin-Chih; Cheng, Kuan-I; Chiu, Cheng-Wen, Fabrication method of packaging substrate.
  137. Fukutomi, Naoki; Tsubomatsu, Yoshiaki; Inoue, Fumio; Yamazaki, Toshio; Ohhata, Hirohito; Hagiwara, Shinsuke; Taguchi, Noriyuki; Nomura, Hiroshi, Fabrication process of semiconductor package and semiconductor package.
  138. Fukutomi,Naoki; Tsubomatsu,Yoshiaki; Inoue,Fumio; Yamazaki,Toshio; Ohhata,Hirohito; Hagiwara,Shinsuke; Taguchi,Noriyuki; Nomura,Hiroshi, Fabrication process of semiconductor package and semiconductor package.
  139. Naoki Fukutomi JP; Yoshiaki Tsubomatsu JP; Fumio Inoue JP; Toshio Yamazaki JP; Hirohito Ohhata JP; Shinsuke Hagiwara JP; Noriyuki Taguchi JP; Hiroshi Nomura JP, Fabrication process of semiconductor package and semiconductor package.
  140. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
  141. Davis,Terry W., Fan-in leadframe semiconductor package.
  142. Miller, Gregory; Berger, Josef, Fiber optic transceiver.
  143. Choi, YeonHo; Olson, Timothy L., Flat semiconductor package with half package molding.
  144. Moden,Walter L., Flip-chip adaptor package for bare die.
  145. Moden,Walter L., Flip-chip adaptor package for bare die.
  146. Zwenger,Curtis Michael; Miks,Jeffrey Alan, Front edge chamfer feature for fully-molded memory cards.
  147. Zwenger, Curtis M.; Guerrero, Raul M.; Kang, Dae Byoung; Park, Chul Woo, Fully-molded leadframe stand-off feature.
  148. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  149. Choi, YeonHo; Kim, GiJeong; Kim, WanJong, Fusion quad flat semiconductor package.
  150. Moden, Walter L., Grid array packages.
  151. Moden, Walter L., Grid array packages and assemblies including the same.
  152. Yano Keiichi,JPX ; Asai Hironori,JPX, Heat transfer configuration for a semiconductor device.
  153. Takiar, Hem; Yu, Cheeman; Wang, Ken Jian Ming; Chiu, Chin-Tien; Chen, Han-Shiao; Liao, Chih-Chin, Hidden plating traces.
  154. Takiar, Hem; Yu, Cheeman; Wang, Ken Jian Ming; Chiu, Chin-Tien; Chen, Han-Shiao; Liao, Chih-Chin, Hidden plating traces.
  155. Maheshwari,Dinesh, High contrast tilting ribbon blazed grating.
  156. Dershem Stephen M. ; Osuna ; Jr. Jose A., Hydrophobic vinyl monomers, formulations containing same, and uses therefor.
  157. Khan,Reza ur Rahman; Zhao,Sam Ziqun, IC die support structures for ball grid array package fabrication.
  158. Yu,Chan Min; Leng,Ser Bok; Waf,Low Siu; Poo,Chia Yong; Koon,Eng Meow, In-process semiconductor packages with leadframe grid arrays.
  159. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  160. Kim, Gi Jeong; Choi, Yeon Ho; Kim, Wan Jong, Increased I/O leadframe and semiconductor device including same.
  161. Lee, Chang Deok; Na, Do Hyun, Increased I/O semiconductor package and method of making same.
  162. Yang,Sung Jin; Moon,Doo Hwan; Shin,Won Dai, Increased capacity leadframe and semiconductor package using the same.
  163. Kim, Jae Yoon; Kim, Gi Jeong; Moon, Myung Soo, Increased capacity semiconductor package.
  164. Watson, Joshua; Grosse, Daniel Todd; Jacobs, Michael Robert; Schimpf, William F.; Del Valle Figueroa, Ivelisse, Ingress protection for reducing particle infiltration into acoustic chamber of a MEMS microphone package.
  165. Yonemochi, Masahiro, Insert-moldable heat spreader, semiconductor device using same, and method for manufacturing such semiconductor device.
  166. Zhang, Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  167. Zhang,Tonglong, Integrated circuit device package having both wire bond and flip-chip interconnections and method of making the same.
  168. Fusaro,James M.; Darveaux,Robert F.; Rodriguez,Pablo, Integrated circuit device packages and substrates for making the packages.
  169. Kirloskar,Mohan; Wagenhoffer,Katherine; Higgins, III,Leo M., Integrated circuit package and method for fabricating same.
  170. Kirloskar,Mohan; Wagenhoffer,Katherine; Higgins, III,Leo M., Integrated circuit package and method for fabricating same.
  171. Glenn, Thomas P., Integrated circuit package and method of making the same.
  172. Glenn, Thomas P., Integrated circuit package and method of making the same.
  173. Glenn, Thomas P., Integrated circuit package and method of making the same.
  174. Glenn, Thomas P., Integrated circuit package and method of making the same.
  175. Glenn, Thomas P., Integrated circuit package and method of making the same.
  176. McLellan,Neil; Lin,Geraldine Tsui Yee; Fan,Chun Ho; Kirloskar,Mohan; Varga,Ed A., Integrated circuit package and process for fabricating the same.
  177. Lin, Geraldine Tsui Yee; de Munnik, Walter; Kwan, Kin Pui; Lau, Wing Him; Tsang, Kwok Cheung; Fan, Chun Ho; McLellan, Neil, Integrated circuit package having a plurality of spaced apart pad portions.
  178. Railkar, Tarak A.; Cate, Steven D., Integrated circuit package including a three-dimensional fan-out/fan-in signal routing.
  179. Kerry L. Davison ; Donald E. Hawk, Jr. ; Yehuda Smooha, Integrated circuit package with improved ESD protection for no-connect pins.
  180. Abraham,Robert A., Integrated circuit package with improved electro-static discharge protection.
  181. McLellan,Neil; Lin,Geraldine Tsui Yee; Fan,Chun Ho; Kirloskar,Mohan; Varga,Ed A., Integrated circuit package with partially exposed contact pads and process for fabricating the same.
  182. Fuentes, Ruben; Dunlap, Brett, Integrated passive device structure and method.
  183. Saye Tony Pingfu, Interchangeable modular arrangement of computer and accessory devices.
  184. Corisis David ; Moden Walter, Interconnect for packaging semiconductor dice and fabricating BGA packages.
  185. Corisis David ; Moden Walter, Interconnect for packaging semiconductor dice and fabricating BGA packages.
  186. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
  187. Pace Benedict G., Inverted chip bonded module with high packaging efficiency.
  188. Pace Benedict G. (2200 Smithtown Ave. Ronkonkoma NY 11779), Inverted chip bonded module with high packaging efficiency.
  189. Pace Benedict G., Inverted chip bonded with high packaging efficiency.
  190. Nagai Akira (Hitachi JPX) Ogata Masatsugu (Hitachi JPX) Eguchi Shuji (Ibaraki-ken JPX) Ogino Masahiko (Hitachi JPX) Ishii Toshiaki (Hitachi JPX) Segawa Masanori (Hitachi JPX) Kokaku Hiroyoshi (Hitach, Laminate and multilayer printed circuit board.
  191. Nagai Akira,JPX ; Ogata Masatsugu,JPX ; Eguchi Shuji,JPX ; Ogino Masahiko,JPX ; Ishii Toshiaki,JPX ; Segawa Masanori,JPX ; Kokaku Hiroyoshi,JPX ; Moteki Ryo,JPX ; Anjoh Ichiro,JPX, Laminate and multilayer printed circuit board.
  192. Plepys Anthony R. ; Harvey Paul M., Laminated integrated circuit package.
  193. Lee, Hyung Ju, Lead frame for semiconductor package.
  194. Lee, Hyung Ju, Lead frame for semiconductor package.
  195. Lee,Hyung Ju, Lead frame for semiconductor package.
  196. Fogelson, Harry J.; Bancod, Ludovico Estrada; Syed, Ahmer; Davis, Terry; Palasi, Primitivo A.; Anderson, William M., Lead frame with plated end leads.
  197. Miks,Jeffrey Alan; Kaskoun,Kenneth; Liebhard,Markus; Foster,Donald Craig; Hoffman,Paul Robert; Bertholio,Frederic, Lead-frame method and assembly for interconnecting circuits within a circuit module.
  198. Ahn, Byung Hoon; Ku, Jae Hun; Chung, Young Suk; Ko, Suk Gu; Jang, Sung Sik; Choi, Young Nam; Do, Won Chul, Leadframe and semiconductor package made using the leadframe.
  199. Ahn, Byung Hoon; Ku, Jae Hun; Chung, Young Suk; Ko, Suk Gu; Jang, Sung Sik; Choi, Young Nam; Do, Won Chul, Leadframe and semiconductor package made using the leadframe.
  200. Ahn,Byung Hoon; Ku,Jae Hun; Chung,Young Suk; Ko,Suk Gu; Jang,Sung Sik; Choi,Young Nam; Do,Won Chul, Leadframe and semiconductor package made using the leadframe.
  201. Lee,Tae Heon; Chung,Young Suk; Seo,Mu Hwan, Leadframe and semiconductor package with improved solder joint strength.
  202. Miks,Jeffrey Alan; Zwenger,Curtis Michael; Co,Ziehl Neelsen L., Leadframe based memory card.
  203. Lee, Hyung Ju, Leadframe for semiconductor package.
  204. Yee,Jae Hak; Chung,Young Suk; Lee,Jae Jin; Davis,Terry; Han,Chung Suk; Ku,Jae Hun; Kwak,Jae Sung; Ryu,Sang Hyun, Leadframe having lead locks to secure leads to encapsulant.
  205. Lee, Choon Heung; Jang, Sung Sik; Yoo, Su Yol, Leadframe including corner leads and semiconductor package using same.
  206. Edwards, Keith M.; Gillett, Blake A., Leadframe package for semiconductor devices.
  207. Edwards, Keith M.; Gillett, Blake A., Leadframe package for semiconductor devices.
  208. Bancod,Ludovico E.; Alabin,Leocadio M.; Davis,Terry W.; Kent,Ian, Leadframe strip having enhanced testability.
  209. Kuo, Bob Shih Wei; Nickelsen, Jr., John Merrill; Olson, Timothy L., Leadframe structure for concentrated photovoltaic receiver package.
  210. Kim,Gi Jeong; Kim,Jin Han; Oh,Jin Seok, Leadframe type semiconductor package having reduced inductance and its manufacturing method.
  211. Kwan,Kin Pui; Lau,Wing Him; Tsang,Kwok Cheung; Fan,Chun Ho; McLellan,Neil, Leadless plastic chip carrier.
  212. Fan,Chun Ho; Lin,Tsui Yee; Lau,Ping Sheung, Leadless plastic chip carrier and method of fabricating same.
  213. Fan, Chun Ho; Kwan, Kin Pul; Wong, Hoi Chi; McLellan, Neil, Leadless plastic chip carrier with contact standoff.
  214. Carlisle, Clinton B.; Trisnadi, Jahia I.; Hunter, James, Light modulator structure for producing high-contrast operation using zero-order light.
  215. Benson,Peter A.; Akram,Salman, Low temperature methods of forming back side redistribution layers in association with through wafer interconnects.
  216. Benson,Peter A.; Akram,Salman, Low temperature methods of forming back side redistribution layers in association with through wafer interconnects, semiconductor devices including same, and assemblies.
  217. Kaizuka, Masao, Low thermal resistance package.
  218. Zhong, Chong Hua; Khan, Rezaur Rahman, Low voltage drop and high thermal performance ball grid array package.
  219. Zhong, Chonghua; Khan, Reza-ur Rahman, Low voltage drop and high thermal performance ball grid array package.
  220. Zhong,Chong Hua; Rahman Khan,Reza ur, Low voltage drop and high thermal performance ball grid array package.
  221. Hundt Michael J. ; Chiu Anthony M., Low-profile socketed packaging system with land-grid array and thermally conductive slug.
  222. Hundt Michael J. ; Chiu Anthony M., Low-profile socketed packaging system with land-grid array and thermally conductive slug.
  223. Hunter,James; Gudeman,Christopher; Payne,Alexander, MEM micro-structures and methods of making the same.
  224. Trisnadi,Jahja I.; Carlisle,Clinton B., MEMS interferometer-based reconfigurable optical add-and-drop multiplexor.
  225. Gillett, Blake A.; Crowley, Sean T.; Boland, Bradley D.; Edwards, Keith M., Making two lead surface mounting high power microleadframe semiconductor packages.
  226. Husson ; Jr. Frank D. ; Neff Benjamin ; Dershem Stephen M., Maleimide containing formulations and uses therefor.
  227. Husson ; Jr. Frank D. ; Neff Benjamin, Malemide containing formulations and uses therefor.
  228. Yang,Sung Jin; Moon,Doo Hwan, Manufacturing method for leadframe and for semiconductor package using the leadframe.
  229. Park, Chul-woo; Jun, Young-hyun; Choi, Joo-sun; Hwang, Hong-sun, Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same.
  230. Mahulikar Deepak (Madison CT) Hoffman Paul R. (Modesto CA) Braden Jeffrey S. (Livermore CA), Metal ball grid array package with improved thermal conductivity.
  231. Danziger Steve M ; Shah Tushar, Method and apparatus for evaluating a known good die using both wire bond and flip-chip interconnects.
  232. Danziger, Steve M.; Shah, Tushar, Method and apparatus for evaluating a known good die using both wire bond and flip-chip interconnects.
  233. Danziger, Steve M; Shah, Tushar, Method and apparatus for evaluating a known good die using both wire bond and flip-chip interconnects.
  234. de Groot, Wilhelmus; Maheshwari, Dinesh, Method and apparatus for leveling thermal stress variations in multi-layer MEMS devices.
  235. Carlisle, Clinton B.; Trisnadi, Jahja I.; Webb, Douglas A.; Lehoty, David; Almarzouk, Kais; Tomita, Akira, Method and apparatus for monitoring WDM channels and for analyzing dispersed spectrum of light.
  236. Trisnadi, Jahja I., Method and apparatus for reducing laser speckle using polarization averaging.
  237. Prindivill, Casey L.; Jiang, Tongbi, Method and apparatus of die attachment for BOC and F/C surface mount.
  238. Li, Xia, Method and system for backside device analysis on a ball grid array package.
  239. Brouillette, Donald W.; Cook, Robert F.; Ference, Thomas G.; Howell, Wayne J.; Liniger, Eric G.; Mendelson, Ronald L., Method and system for dicing wafers, and semiconductor structures incorporating the products thereof.
  240. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Method for assembling a ball grid array package with multiple interposers.
  241. Zhao,Sam Zinqun; Khan,Reza ur Rahman; Chaudhry,Imtiaz, Method for assembling a ball grid array package with two substrates.
  242. Miller, Gregory D., Method for domain patterning in low coercive field ferroelectrics.
  243. Jiang Tongbi ; Schrock Edward, Method for fabricating BGA package using substrate with patterned solder mask open in die attach area.
  244. Davis,Terry W., Method for fabricating a fan-in leadframe semiconductor package.
  245. Tsai,Ho Yi; Huang,Chien Ping, Method for fabricating semiconductor package with heat sink.
  246. Nguyen Dzung ; Yassine Youssef, Method for locating active support circuitry on an integrated circuit fabrication die.
  247. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Chaudhry, Imtiaz, Method for making an enhanced die-up ball grid array package with two substrates.
  248. Anthony, William M.; Anthony, David; Anthony, Anthony, Method for making internally overlapped conditioners.
  249. Lee Kyu Jin,KRX ; Lee Sang Hyeog,KRX ; Hyun In Ho,KRX ; Kim Il Ung,KRX, Method for manufacturing known good die array having solder bumps.
  250. Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Xie John Y., Method for supporting one or more electronic components.
  251. Gerard Vieux FR; Vincent Spinnler FR, Method for tight sealing of a radiation detector and detector obtained by this method.
  252. Shook, James Gill, Method of and apparatus for sealing an hermetic lid to a semiconductor die.
  253. Zhao,Sam Ziqun; Khan,Rezaur Rahman, Method of assembling a ball grid array package with patterned stiffener layer.
  254. Rostoker Michael D. ; Schneider Mark R. ; Fulcher Edwin, Method of assembling ball bump grid array semiconductor packages.
  255. Buffet, Patrick H.; Chiu, Charles S.; Sun, Yu H., Method of designing a voltage partitioned solder-bump package.
  256. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  257. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  258. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  259. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  260. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  261. Fan,Chun Ho; Kirloskar,Mohan, Method of fabricating a leadless plastic chip carrier.
  262. Weber Patrick O., Method of fabricating a non-laminate carrier substrate utilizing a mold.
  263. Lo, Randy H. Y.; Wu, Chi-Chuan, Method of fabricating a thin and fine ball-grid array package with embedded heat spreader.
  264. Lo, Randy H. Y.; Wu, Chi-Chuan, Method of fabricating a thin and fine ball-grid array package with embedded heat spreader.
  265. Lo, Randy H. Y.; Wu, Chi-Chuan, Method of fabricating a thin and fine ball-grid array package with embedded heat spreader.
  266. Lo, Randy H. Y.; Wu, Chi-Chuan, Method of fabricating a thin and fine ball-grid array package with embedded heat spreader.
  267. Lo, Randy H.Y.; Wu, Chi-Chuan, Method of fabricating a thin and fine ball-grid array package with embedded heat spreader.
  268. Lo,Randy H. Y.; Wu,Chi Chuan, Method of fabricating a thin and fine ball-grid array package with embedded heat spreader.
  269. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
  270. Jiang,Tongbi; Schrock,Edward, Method of making a flexible substrate with a filler material.
  271. Edwards,Keith M.; Gillett,Blake A., Method of making a leadframe for semiconductor devices.
  272. Glenn, Thomas P., Method of making an electromagnetic interference shield device.
  273. Glenn, Thomas P., Method of making an integrated circuit package.
  274. Glenn, Thomas P., Method of making an integrated circuit package.
  275. Glenn,Thomas P., Method of making an integrated circuit package.
  276. Glenn,Thomas P., Method of making an integrated circuit package.
  277. Glenn,Thomas P., Method of making an integrated circuit package.
  278. Jackson, Timothy L., Method of making ball grid array package with deflectable interconnect.
  279. Curtin Mark, Method of making board matched nested support fixture.
  280. Glenn, Thomas P.; Hollaway, Roy D.; Panczak, Anthony E., Method of making near chip size integrated circuit package.
  281. Lopata, John E.; McGrath, James L.; Dutta, Arindum; Menzin, Marvin; Fisher, Jr., Daniel, Method of making stitched LGA connector.
  282. Yamada, Shigeru, Method of manufacturing a semiconductor chip.
  283. Tsunoda, Shigeharu; Saeki, Junichi; Yoshida, Isamu; Ooji, Kazuya; Honda, Michiharu; Kitano, Makoto; Yoneda, Nae; Eguchi, Shuji; Nishi, Kunihiko; Anjoh, Ichiro; Otsuka, Kenichi, Method of manufacturing a semiconductor device a ball grid array package structure using a supporting frame.
  284. Tsunoda Shigeharu,JPX ; Saeki Junichi,JPX ; Yoshida Isamu,JPX ; Ooji Kazuya,JPX ; Honda Michiharu,JPX ; Kitano Makoto,JPX ; Yoneda Nae,JPX ; Eguchi Shuji,JPX ; Nishi Kunihiko,JPX ; Anjoh Ichiro,JPX ;, Method of manufacturing a semiconductor device having a ball grid array package structure using a supporting frame.
  285. Cobbley, Chad A.; Brooks, Jerry M., Method of packaging semiconductor dice employing at least one redistribution layer.
  286. Leung, Omar S., Method of sealing a hermetic lid to a semiconductor die at an angle.
  287. Dickey, Brenton L., Method of supporting a substrate film.
  288. Trisnadi, Jahja I., Method, apparatus, and diffuser for reducing laser speckle.
  289. Yu, Chan Min; Leng, Ser Bok; Waf, Low Siu; Poo, Chia Yong; Koon, Eng Meow, Methods for making semiconductor packages with leadframe grid arrays.
  290. Thomas P. Glenn ; Scott J. Jewler ; David Roman ; J. H. Yee KR; D. H. Moon KR, Methods for moding a leadframe in plastic integrated circuit devices.
  291. Moden, Walter L., Methods for providing and using grid array packages.
  292. Zhao, Sam Ziqun; Khan, Rezaur Rahman, Methods of making a die-up ball grid array package with printed circuit board attachable heat spreader.
  293. Fjelstad,Joseph, Methods of making microelectronic packages with conductive elastomeric posts.
  294. Igor Y. Khandros ; Thomas H. Distefano, Methods of making semiconductor chip assemblies.
  295. Minervini, Anthony D., Methods of manufacture of bottom port multi-part surface mount MEMS microphones.
  296. Minervini, Anthony D., Methods of manufacture of bottom port surface mount MEMS microphones.
  297. Minervini, Anthony D., Methods of manufacture of bottom port surface mount MEMS microphones.
  298. Minervini, Anthony D., Methods of manufacture of top port multi-part surface mount MEMS microphones.
  299. Minervini, Anthony D., Methods of manufacture of top port multi-part surface mount silicon condenser microphones.
  300. Minervini, Anthony D., Methods of manufacture of top port surface mount MEMS microphones.
  301. Minervini, Anthony D., Methods of manufacture of top port surface mount MEMS microphones.
  302. Allen Thomas Mays ; Kris Allan Slesinger ; Michael Camillo Weller, Micro grid array solder interconnection structure for second level packaging joining a module and a printed circuit board.
  303. Mays Allen Thomas ; Slesinger Kris Allan ; Weller Michael Camillo, Micro grid array solder interconnection structure for second level packaging joining a module and printed circuit board.
  304. Allen Thomas Mays ; Kris Allan Slesinger ; Michael Camillo Weller, Micro grid array solder interconnection structure with solder columns for second level packaging joining a module and printed circuit board.
  305. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  306. Jeon, Hyeong Il; Chung, Hyung Kook; Kim, Hong Bae; Kim, Byong Jin, Micro lead frame structure having reinforcing portions and method.
  307. Hunter,Jim; Amm,David; Gudeman,Christopher, Micro-structures with individually addressable ribbon pairs.
  308. Gudeman, Christopher; Hunter, James; Yeh, Richard; Amm, David T., Micro-support structures.
  309. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectonic packages and methods therefor.
  310. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  311. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  312. Bruner, Mike, Microelectronic mechanical system and methods.
  313. Bruner,Mike, Microelectronic mechanical system and methods.
  314. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectronic packages and methods therefor.
  315. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectronic packages and methods therefor.
  316. Loeppert, Peter V.; McCall, Ryan M.; Giesecke, Daniel; Vos, Sandra F.; Szczech, John B.; Lee, Sung Bok; Van Kessel, Peter, Microphone assembly with barrier to prevent contaminant infiltration.
  317. Lyne, Kevin, Modeling technique for selectively depopulating electrical contacts from a foot print of a grid array (BGA or LGA) package to increase device reliability.
  318. Pace, Benedict G, Module with bumps for connection and support.
  319. Chia, Chok J.; Lim, Seng S.; Liew, Wee K., Molded integrated circuit package.
  320. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy D., Mounting for a package containing a chip.
  321. Glenn, Thomas P.; Webster, Steven; Hollaway, Roy D., Mounting for a package containing a chip.
  322. Kimura,Yoshiyuki; Kikuchi,Atsushi; Ikemoto,Yoshihiko, Multilayer board and a semiconductor device.
  323. Kimura,Yoshiyuki; Kikuchi,Atsushi; Ikemoto,Yoshihiko, Multilayer board and a semiconductor device.
  324. Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Xie John Y., Multilayer board having insulating isolation rings.
  325. Zhao, Sam Ziqun; Khan, Reza-ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  326. Zhao,Sam Ziqun; Khan,Reza ur Rahman, Multipiece apparatus for thermal and electromagnetic interference (EMI) shielding enhancement in die-up array packages and method of making the same.
  327. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  328. Crowley, Sean Timothy; Alvarez, Angel Orabuena; Yang, Jun Young, Near chip size semiconductor package.
  329. Zhao, Sam Ziqun; Khan, Rezaur Rahman, No-lead IC packages having integrated heat spreader for electromagnetic interference (EMI) shielding and thermal enhancement.
  330. Wael Zohni, Off-center solder ball attach and methods therefor.
  331. Zohni, Wael, Off-center solder ball attach assembly.
  332. Bancod, Ludovico; Dela Cruz, Gregorio G.; Canoy, Fidelyn R.; Alabin, Leocadio M., Offset etched corner leads for semiconductor package.
  333. Berger, Josef; Miller, Gregory; Miles, Ronald, Optical switch.
  334. Veitch, Randall C.; Stone, Thomas W., Optoelectronic chip carriers.
  335. Appelt Bernd Karl-Heinz ; Farquhar Donald Seton ; Japp Robert Maynard ; Papathomas Konstantinos I., Organic controlled collapse chip connector (C4) ball grid array (BGA) chip carrier with dual thermal expansion rates.
  336. Maheshwari, Dinesh; Dueweke, Michael, PDL mitigation structure for diffractive MEMS and gratings.
  337. Ito Nobuyuki,JPX ; Matsuda Shin,JPX, Package for a semiconductor element having depressions containing solder terminals.
  338. Pace Benedict G., Package for electronic devices.
  339. Pace Benedict G, Package for power semiconductor chips.
  340. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  341. Roa, Fernando; St. Amand, Roger D., Package in package device for RF transceiver module.
  342. Kang, Dae Byoung; Yang, Sung Jin; Ok, Jung Tae; Kim, Jae Dong, Package in package semiconductor device.
  343. Hwang, Chan Ha; Sohn, Eun Sook; Choi, Ho; Kim, Byong Jin; Yu, Ji Yeon; Lee, Min Woo, Package in package semiconductor device with film over wire.
  344. Andoh,Seiji, Package structure for a semiconductor device.
  345. Andoh, Seiji, Package structure for a semiconductor device incorporating enhanced solder bump structure.
  346. DiStefano ThomasH., Packaged microelectronic elements with enhanced thermal conduction.
  347. Distefano, Thomas H., Packaged microelectronic elements with enhanced thermal conduction.
  348. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Packages for semiconductor die.
  349. Bolken,Todd O.; Baerlocher,Cary J.; Corisis,David J.; Cobbley,Chad A., Packages for semiconductor die.
  350. Wang, Wei-Ping; Lin, Pang-Chun; Hsiao, Chin-Chih; Cheng, Kaun-i; Chiu, Cheng-Wen, Packaging substrate and fabrication method thereof.
  351. Barrow Michael, Perimeter matrix ball grid array circuit package with a populated center.
  352. Barrow, Michael, Perimeter matrix ball grid array circuit package with a populated center.
  353. Barrow, Michael, Perimeter matrix ball grid array circuit package with a populated center.
  354. Chang, Chi Shih; Chen, William T.; Trivedi, Ajit, Placement of sacrificial solder balls underneath the PBGA substrate.
  355. Glenn, Thomas P.; Jewler, Scott J.; Roman, David; Yee, Jae Hak; Moon, Doo Hwan, Plastic integrated circuit device package and method for making the package.
  356. Glenn, Thomas P., Plastic integrated circuit package and leadframe for making the package.
  357. Glenn,Thomas P., Plastic integrated circuit package and method and leadframe for making the package.
  358. Glenn,Thomas P., Plastic integrated circuit package and method and leadframe for making the package.
  359. Thomas P. Glenn, Plastic integrated circuit package and method and leadframe for making the package.
  360. Crowley, Sean T.; Anderson, William M.; Boland, Bradley D.; Bergman, Eelco, Power semiconductor package with strap.
  361. Gudeman,Christopher; Leung,Omar; Hunter,James; Amm,David, Pre-deflected bias ribbons.
  362. Miks, Jeffrey Alan; Schoonejongen, Ronald James, Pre-molded leadframe.
  363. Takada, Masaru; Minoura, Hisashi; Tsukada, Kiyotaka; Kobayashi, Hiroyuki; Kondo, Mitsuhiro, Printed wiring board and method for manufacturing the same.
  364. Takada, Masaru; Minoura, Hisashi; Tsukada, Kiyotaka; Kobayashi, Hiroyuki; Kondo, Mitsuhiro, Printed wiring board and method for manufacturing the same.
  365. Takada,Masaru; Minoura,Hisashi; Tsukada,Kiyotaka; Kobayashi,Hiroyuki; Kondo,Mitsuhiro, Printed wiring board and method for manufacturing the same.
  366. Cobbley Chad, Process for providing electrical connection between a semiconductor die and a semiconductor die receiving member.
  367. Cobbley, Chad, Process for providing electrical connection between a semiconductor die and a semiconductor die receiving member.
  368. Lan James J. D. ; Chiang Steve S. ; Shepherd William H. ; Wu Paul Y. F., Programmable/reprogrammable structure using fuses and antifuses.
  369. Glenn Thomas P., RF shielded device.
  370. Carlisle, Clinton B.; Trisnadi, Jahja I., Rapidly tunable external cavity laser.
  371. Fogelson, Harry J.; Bancod, Ludovico E.; dela Cruz, Gregorio G.; Palasi, Primitivo A.; Anderson, William M.; Syed, Ahmer, Reduced copper lead frame for saw-singulated chip package.
  372. Hunter, James; Staker, Bryan, Reduced formation of asperities in contact micro-structures.
  373. Kim, Bong Chan; Kim, Do Hyung; Hwang, Chan Ha; Lee, Min Woo; Sohn, Eun Sook; Kang, Won Joon, Reduced profile stackable semiconductor package.
  374. Paek, Jong Sik, Reduced size semiconductor package with stacked dies.
  375. Kim, Bong Chan; Na, Jae Young; Song, Jae Kyu, Reduced size stacked semiconductor package and method of making the same.
  376. Tzu, Chung-Hsing; Shih, Jun-Chun; Chen, Kuang-Yang; Tan, Kuo-Chang; Ho, Hsi-Hsun; Liao, June-Wen; Wang, Ching-Huai, Reinforced die pad support structure.
  377. Miks, Jeffrey Alan; Miranda, John Armando, Reinforced lead-frame assembly for interconnecting circuits within a circuit module.
  378. Miyata, Koji, Resin-encapsulated semiconductor device including resin extending beyond edge of substrate.
  379. Takeda Shinji,JPX, Resin-sealed type ball grid array IC package and manufacturing method thereof.
  380. Hu, Tom; Davis, Terry W.; Bancod, Ludovico E.; Shin, Won Dai, Saw and etch singulation method for a chip package.
  381. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  382. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  383. Ho, Tzong-Da; Huang, Chien-Ping, Semicondctor package.
  384. Matsui, Noriyuki; Sakai, Hidehisa, Semiconductor apparatus, substrate design method, and substrate design apparatus.
  385. Chu Edwin (Cupertino CA) Lai Hu-Kong (San Jose CA), Semiconductor board providing high signal pin utilization.
  386. David J. Corisis ; Todd O. Bolken, Semiconductor card and method of fabrication.
  387. Khandros,Igor Y.; DiStefano,Thomas H., Semiconductor chip assemblies, methods of making same and components for same.
  388. Khandros,Igor Y.; Distefano,Thomas H., Semiconductor chip assemblies, methods of making same and components for same.
  389. Kang, Teck-Gyu; Wang, Wei-Shun; Sato, Hiroaki; Hashimoto, Kiyoaki; Nakadaira, Yoshikuni; Masuda, Norihito; Haba, Belgacem; Mohammed, Ilyas; Damberg, Philip, Semiconductor chip assembly and method for making same.
  390. Kang, Teck-Gyu; Wang, Wei-Shun; Sato, Hiroaki; Hashimoto, Kiyoaki; Nakadaira, Yoshikuni; Masuda, Norihito; Haba, Belgacem; Mohammed, Ilyas; Damberg, Philip, Semiconductor chip assembly and method for making same.
  391. Igor Y. Khandros ; Thomas H. DiStefano, Semiconductor chip assembly with anisotropic conductive adhesive connections.
  392. Takahashi, Takuya; Hashiguchi, Tadaharu; Yamamoto, Kazuhiro, Semiconductor chip mounting substrate and semiconductor device using the same.
  393. Khandros Igor Y. ; Distefano Thomas H., Semiconductor chip package with center contacts.
  394. Kazutami Arimoto JP, Semiconductor chip scale package and ball grid array structures.
  395. Kim, Dalson Ye Seng; Fook, Jeffrey Toh Tuck; Kuan, Lee Choon, Semiconductor component having chip on board leadframe.
  396. Matsuura Masao,JPX, Semiconductor device.
  397. Tanaka Naotaka,JPX ; Kitano Makoto,JPX ; Yaguchi Akihiro,JPX ; Anjoh Ichiro,JPX ; Tanaka Hideki,JPX ; Nishimura Asao,JPX, Semiconductor device.
  398. Tanoue, Tetsuharu, Semiconductor device.
  399. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
  400. Kitano, Makoto; Yaguchi, Akihiro; Tanaka, Naotaka; Terasaki, Takeshi; Anjoh, Ichiro; Haruta, Ryo; Nishimura, Asao; Saeki, Junichi, Semiconductor device and lead frame therefor.
  401. Makoto Kitano JP; Akihiro Yaguchi JP; Naotaka Tanaka JP; Takeshi Terasaki JP; Ichiro Anjoh JP; Ryo Haruta JP; Asao Nishimura JP; Junichi Saeki JP, Semiconductor device and lead frame therefor.
  402. Do, Won Chul; Jung, Yeon Seung; Ko, Yong Jae, Semiconductor device and manufacturing method thereof.
  403. Ohmori Jun,JPX ; Iwasaki Hiroshi,JPX ; Takahashi Takuya,JPX ; Jin Takanori,JPX ; Fukuda Masatoshi,JPX, Semiconductor device and manufacturing method thereof.
  404. Sono Michio,JPX ; Takenaka Masashi,JPX ; Yoshimoto Masanori,JPX ; Aoki Tsuyoshi,JPX ; Yamaguchi Ichiro,JPX ; Otake Koki,JPX, Semiconductor device and method of forming the device.
  405. Ichitani Masahiro,JPX ; Haruta Ryo,JPX ; Matsumoto Katsuyuki,JPX ; Kinjyo Arata,JPX ; Kakimoto Tsutomu,JPX, Semiconductor device and method of manufacturing the same.
  406. Fukasawa,Hiroyuki, Semiconductor device and semiconductor module having external electrodes on an outer periphery.
  407. Nakajima Hirofumi,JPX, Semiconductor device capable of accomplishing a high moisture proof.
  408. Nakajima Hirofumi,JPX, Semiconductor device capable of accomplishing a high moisture proof.
  409. Do, Won Chul; Ko, Yong Jae, Semiconductor device comprising a conductive pad on a protruding-through electrode.
  410. Tsunoda Shigeharu,JPX ; Saeki Junichi,JPX ; Yoshida Isamu,JPX ; Ooji Kazuya,JPX ; Honda Michiharu,JPX ; Kitano Makoto,JPX ; Yoneda Nae,JPX ; Eguchi Shuji,JPX ; Nishi Kunihiko,JPX ; Anjoh Ichiro,JPX ;, Semiconductor device having a ball grid array package structure using a supporting frame.
  411. Shigeru Yamada JP; Yasufumi Uchida JP; Noriko Murakami JP; Yoshinori Shizuno JP, Semiconductor device having an improved structure for preventing cracks, and improved small-sized semiconductor.
  412. Yamada Shigeru,JPX ; Uchida Yasufumi,JPX ; Murakami Noriko,JPX ; Shizuno Yoshinori,JPX, Semiconductor device having an improved structure for preventing cracks, improved small-sized semiconductor and method of manufacturing the same.
  413. Shigeru Yamada JP, Semiconductor device having interconnected external electrode pads and wire bonding pads.
  414. Do, Won Chul; Jung, Yeon Seung; Ko, Yong Jae, Semiconductor device having through electrodes protruding from dielectric layer.
  415. Kim, Gwang Ho; Kim, Jin Seong; Park, Dong Joo; Kang, Dae Byoung, Semiconductor device including increased capacity leadframe.
  416. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  417. Kim, Gi Jeong; Choi, Yeon Ho, Semiconductor device including leadframe having power bars and increased I/O.
  418. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands.
  419. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  420. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  421. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  422. Bae, Jae Min; Kim, Byong Jin; Bang, Won Bae, Semiconductor device including leadframe with a combination of leads and lands and method.
  423. Kim, Gi Jeong; Kim, Jae Yoon; Lee, Kyu Won, Semiconductor device including leadframe with downsets.
  424. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  425. Choi, Yeon Ho; Kim, GiJeong; Kim, WanJong, Semiconductor device including leadframe with increased I/O.
  426. Moriyama Yoshifumi,JPX, Semiconductor device package having end-face halved through-holes and inside-area through-holes.
  427. Ohmori Jun,JPX ; Iwasaki Hiroshi,JPX ; Takahashi Takuya,JPX ; Jin Takanori,JPX ; Fukuda Masatoshi,JPX, Semiconductor device with a thickness of 1 MM or less.
  428. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  429. Kim, Gi Jeong; Kim, Wan Jong, Semiconductor device with increased I/O leadframe.
  430. Kim, Wan Jong; Do, Young Tak; Cho, Byong Woo, Semiconductor device with increased I/O leadframe including power bars.
  431. Cronin John Edward (Milton VT) Hiltebeitel John Andrew (South Burlington VT), Semiconductor device with increased on chip decoupling capacitance.
  432. Kim, Hong Bae; Kim, Hyun Jun; Chung, Hyung Kook, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  433. Kim, Hyun Jun; Chung, Hyung Kook; Kim, Hong Bae, Semiconductor device with leadframe configured to facilitate reduced burr formation.
  434. Kitano Makoto,JPX ; Honda Michiharu,JPX, Semiconductor device-mounted on a printed circuit board having solder bumps with excellent connection reliability.
  435. Makoto Kitano JP; Michiharu Honda JP, Semiconductor device-mounting construction and inspection method therefor.
  436. Benson, Peter A; Akram, Salman, Semiconductor devices and assemblies including back side redistribution layers in association with through wafer interconnects.
  437. Tsunoda, Shigeharu; Saeki, Junichi; Yoshida, Isamu; Ooji, Kazuya; Honda, Michiharu; Kitano, Makoto; Yoneda, Nae; Eguchi, Shuji; Nishi, Kunihiko; Anjoh, Ichiro; Otsuka, Kenichi, Semiconductor devices and methods of making the devices.
  438. Farnworth Warren M. ; Wood Alan G., Semiconductor devices having interconnections using standardized bonding locations and methods of designing.
  439. Cobbley, Chad A.; Brooks, Jerry M., Semiconductor dice packages employing at least one redistribution layer.
  440. Yilmaz, Hamza; Sapp, Steven; Wang, Qi; Li, Minhua; Murphy, James J.; Diroll, John Robert, Semiconductor die packages using thin dies and metal substrates.
  441. Sugahara Kenji,JPX, Semiconductor integrated circuit device having short signal paths to terminals and process of fabrication thereof.
  442. DiCaprio, Vincent; Kaskoun, Kenneth, Semiconductor memory card.
  443. DiCaprio, Vincent; Kaskoun, Kenneth, Semiconductor memory cards and method of making same.
  444. Weber Patrick O., Semiconductor non-laminate package and method.
  445. Cheng-Yuan Lai TW; Chien-Ping Huang TW, Semiconductor package.
  446. Seo, Seong Min; Chung, Young Suk; Paek, Jong Sik; Ku, Jae Hun; Yee, Jae Hak, Semiconductor package.
  447. Seo, Seong Min; Chung, Young Suk; Paek, Jong Sik; Ku, Jae Hun; Yee, Jae Hak, Semiconductor package.
  448. Kim,Do Hyung; Jeon,Hyung Il; Park,Doo Hyun, Semiconductor package and its manufacturing method.
  449. Paek, Jong Sik, Semiconductor package and method for manufacturing the same.
  450. Paek, Jong Sik, Semiconductor package and method for manufacturing the same.
  451. Hung, Chang Ying; Chang, Hsiao Chuan; Tsai, Tsung Yueh; Lai, Yi Shao; Chen, Jian Cheng; Yih, Wei Chi; Tong, Ho Ming, Semiconductor package and method for packaging a semiconductor package.
  452. Chang, Hsiao Chuan; Tsai, Tsung Yueh; Lai, Yi Shao; Tong, Ho Ming; Chen, Jian Cheng; Yih, Wei Chi; Hung, Chang Ying; Hsu, Cheng Tsung; Hung, Chih Cheng, Semiconductor package and method for processing and bonding a wire.
  453. Jae Hak Yee KR; Young Suk Chung KR; Jae Jin Lee KR; Terry Davis ; Chung Suk Han KR; Jae Hun Ku KR; Jae Sung Kwak KR; Sang Hyun Ryu KR, Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant.
  454. Yee, Jae Hak; Chung, Young Suk; Lee, Jae Jin; Davis, Terry; Han, Chung Suk; Ku, Jae Hun; Kwak, Jae Sung; Ryu, Sang Hyun, Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant.
  455. Yee, Jae Hak; Chung, Young Suk; Lee, Jae Jin; Davis, Terry; Han, Chung Suk; Ku, Jae Hun; Kwak, Jae Sung; Ryu, Sang Hyun, Semiconductor package and method of making using leadframe having lead locks to secure leads to encapsulant.
  456. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  457. Jeon, Hyung Il; Chung, Ji Young; Kim, Byong Jin; Park, In Bae; Bae, Jae Min; Park, No Sun, Semiconductor package and method therefor.
  458. Lee, Sun Goo; Jang, Sang Jae; Lee, Choon Heung; Yoshida, Akito, Semiconductor package capable of die stacking.
  459. Lee, Sun Goo; Lee, Choon Heung; Lee, Sang Ho, Semiconductor package exhibiting efficient lead placement.
  460. Jang, Sung Sik, Semiconductor package having improved adhesiveness and ground bonding.
  461. Jang,Sung Sik, Semiconductor package having improved adhesiveness and ground bonding.
  462. Smith, Lee J., Semiconductor package having leadframe with exposed anchor pads.
  463. Smith, Lee J., Semiconductor package having leadframe with exposed anchor pads.
  464. Lee,Tae Heon; Seo,Mu Hwan, Semiconductor package having reduced thickness.
  465. Lee,Tae Heon; Seo,Mu Hwan, Semiconductor package having reduced thickness.
  466. Paek, Jong Sik, Semiconductor package including flip chip.
  467. Paek,Jong Sik, Semiconductor package including flip chip.
  468. Foster, Donald Craig, Semiconductor package including isolated ring structure.
  469. Lee,Seung Ju; Do,Won Chul; Lee,Kwang Eung, Semiconductor package including leads and conductive posts for providing increased functionality.
  470. Miks, Jeffrey Alan, Semiconductor package including ring structure connected to leads with vertically downset inner ends.
  471. Seo, Seong Min; Chung, Young Suk; Paek, Jong Sik; Ku, Jae Hun; Yee, Jae Hak, Semiconductor package including stacked chips with aligned input/output pads.
  472. Ou, Ying-Te, Semiconductor package structure and package method thereof.
  473. Yang,Sung Jin; Ha,Sun Ho; Kim,Ki Ho; Son,Sun Jin, Semiconductor package with chamfered corners and method of manufacturing the same.
  474. Perez, Erasmo; Roman, David T., Semiconductor package with exposed die pad and body-locking leadframe.
  475. Perez, Erasmo; Roman, David T., Semiconductor package with exposed die pad and body-locking leadframe.
  476. St. Amand, Roger D.; Perelman, Vladimir, Semiconductor package with fast power-up cycle and method of making same.
  477. Lee, Chang Deok; Na, Do Hyun, Semiconductor package with half-etched locking features.
  478. Tsai,Ho Yi; Huang,Chien Ping, Semiconductor package with heat sink and method for fabricating same.
  479. Park, Doo Hyun; Kim, Jae Yoon; Jung, Yoon Ha, Semiconductor package with increased I/O density and method of making same.
  480. Park, Doo Hyun; Kim, Jae Yoon; Jung, Yoon Ha, Semiconductor package with increased I/O density and method of making the same.
  481. Lee, Choon Heung; Foster, Donald C.; Choi, Jeoung Kyu; Kim, Wan Jong; Youn, Kyong Hoon; Lee, Sang Ho; Lee, Sun Goo, Semiconductor package with increased number of input and output pins.
  482. Lee,Choon Heung; Foster,Donald C.; Choi,Jeoung Kyu; Kim,Wan Jong; Youn,Kyong Hoon; Lee,Sang Ho; Lee,Sun Goo, Semiconductor package with increased number of input and output pins.
  483. Jeong, Jung Ho; Hong, Jong Chul; Kim, Eun Deok, Semiconductor package with optimized leadframe bonding strength.
  484. Kim, Do Hyeong; Kim, Bong Chan; Kim, Yoon Joo; Chung, Ji Young, Semiconductor package with patterning layer and method of making same.
  485. Hu, Tom; Davis, Terry W.; Bancod, Ludovico, Semiconductor package with singulation crease.
  486. Prindiville, Casey; Jiang, Tongbi; Street, Bret, Semiconductor packages and methods for making the same.
  487. Yu, Chan Min; Leng, Ser Bok; Waf, Low Siu; Poo, Chia Yong; Koon, Eng Meow, Semiconductor packages with leadframe grid arrays and components.
  488. Brouillette, Donald W.; Cook, Robert F.; Ference, Thomas G.; Howell, Wayne J.; Liniger, Eric G.; Mendelson, Ronald L., Semiconductor structure and package including a chip having chamfered edges.
  489. Shizuno Yoshinori,JPX, Semiconductor with plurality of connecting parts arranged on lower surface of a substrate.
  490. Minamio, Masanori; Takeuchi, Noboru; Itou, Kenichi; Fukuda, Toshiyuki; Sakota, Hideki, Semiconductor-element mounting substrate, semiconductor device, and electronic equipment.
  491. Glenn Thomas P., Shielded surface acoustical wave package.
  492. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  493. Choi, Yeon Ho, Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package.
  494. Hunter,James; Gudeman,Christopher S., Silicon substrate as a light modulator sacrificial layer.
  495. Beals, William Michael; Goupil, Hervé, Smart card interface.
  496. Beals, William Michael; Goupil, Hervé, Smart card interface.
  497. Beals, William Michael; Goupil, Hervé, Smart card interface.
  498. Zhang, Leilei, Solder ball assembly for a semiconductor device and method of fabricating same.
  499. Zhang,Leilei, Solder ball assembly for a semiconductor device and method of fabricating same.
  500. Oh Sang Eon,KRX, Solder ball grid array carrier package with heat sink.
  501. Chen, Kuo-Ming, Solder pads for improving reliability of a package.
  502. Nakashima Takashi,JPX ; Fukui Atsushi,JPX ; Takai Keiji,JPX ; Tateishi Koji,JPX, Solder-ball connected semiconductor device with a recessed chip mounting area.
  503. Corisis, David J.; Brooks, Jerry M.; Moden, Walter L., Stackable ball grid array package.
  504. Moden, Walter L., Stackable semiconductor device assemblies.
  505. Crowley,Sean Timothy; Alvarez,Angel Orabuena; Yang,Jun Young, Stackable semiconductor package and method for manufacturing same.
  506. Heo, Byong II, Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same.
  507. Scanlan, Christopher M.; Berry, Christopher J., Stackable semiconductor package including laminate interposer.
  508. Igor Y. Khandros ; Thomas H. DiStefano, Stacked chip assembly.
  509. Huemoeller,Ronald Patrick; Rusli,Sukianto; Hiner,David Jon, Stacked embedded leadframe.
  510. Kim, Yoon Joo; Kim, In Tae; Chung, Ji Young; Kim, Bong Chan; Kim, Do Hyung; Ha, Sung Chul; Lee, Sung Min; Song, Jae Kyu, Stacked semiconductor package and method of making same.
  511. Farnworth Warren M. ; Wood Alan G., Standardized bonding location process and apparatus.
  512. McGrath, James L.; Lopata, John E.; Dutta, Arindum; Menzin, Marvin; Fisher, Jr., Daniel, Stitched LGA connector.
  513. Fuller ; Jr. James W. ; Fletcher Mary Beth ; Kotylo Joseph Alphonse ; Knight Jeffrey Alan ; Passante David Michael ; Moring Allen F., Structure for constraining the flow of encapsulant applied to an I/C chip on a substrate.
  514. Chiang, Wan-Lan; Lin, Kuang Hann; Peng, Chih-Ping, Subassembly that includes a power semiconductor die and a heat sink having an exposed surface portion thereof.
  515. Lee Shaw Wei ; Lee Poh Ling,SGX ; Panczak Anthony E., Substrate board having an anti-adhesive solder mask.
  516. Chad Cobbley, Substrate for accepting wire bonded or flip-chip components.
  517. Lai, Yu-Ting; Kuo, Ken-Hung; Feng, Shy-Hwa, Substrate for semiconductor package.
  518. Nakamura Tsuguo,JPX, Tape automated bonding type semiconductor device.
  519. Dordi Yezdi N., Tape ball grid array package with perforated metal stiffener.
  520. Kelly, Michael G., Thermal dissipation in integrated circuit systems.
  521. Liu, Chenglin; Liou, Shiann-Ming, Thermal enhanced package.
  522. Liu, Chenglin; Liou, Shiann-Ming, Thermal enhanced package.
  523. Liu, Chenglin; Liou, Shiann-Ming, Thermal enhanced package.
  524. Yee, Abraham F.; Chipalkatti, Jayprakash; Kalchuri, Shantanu, Thermal performance of logic chip in a package-on-package structure.
  525. Barrow, Michael, Thermal spreading enhancements for motherboards using PBGAs.
  526. Zhao, Sam Ziqun; Khan, Reza-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array package.
  527. Zhao, Sam Ziqun; Khan, Reaz-ur Rahman; Law, Edward; Papageorge, Marc, Thermally and electrically enhanced ball grid array packaging.
  528. Wilson James Warren ; Engle Stephen Robert ; Moore Scott Preston, Thermally enhanced ball grid array package.
  529. McCann, David R.; Groover, Richard L.; Hoffman, Paul R., Thermally enhanced chip scale lead on chip semiconductor package and method of making same.
  530. McCann,David R.; Groover,Richard L.; Hoffman,Paul R., Thermally enhanced chip scale lead on chip semiconductor package and method of making same.
  531. McCann,David R.; Groover,Richard L.; Hoffman,Paul R., Thermally enhanced chip scale lead on chip semiconductor package and method of making same.
  532. Dershem, Stephen M.; Liu, Puwei, Thermosetting resin compositions containing maleimide and/or vinyl compounds.
  533. Dershem, Stephen M.; Patterson, Dennis B.; Osuna, Jr., Jose A., Thermosetting resin compositions containing maleimide and/or vinyl compounds.
  534. Dershem, Stephen M.; Patterson, Dennis B.; Osuna, Jr., Jose A., Thermosetting resin compositions containing maleimide and/or vinyl compounds.
  535. Dershem, Stephen M.; Patterson, Dennis B.; Osuna, Jr., Jose A., Thermosetting resin compositions containing maleimide and/or vinyl compounds.
  536. McLellan,Neil; Pedron,Serafin; Higgins, III,Leo M.; Tsang,Kwok Cheung; Kwan,Kin Pui, Thin array plastic package without die attach pad and process for fabricating the same.
  537. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
  538. Berry, Christopher J.; Scanlan, Christopher M., Thin stacked interposer package.
  539. Berry, Christopher J.; Scanlan, Christopher M., Thin stacked interposer package.
  540. Ohmori Jun,JPX ; Iwasaki Hiroshi,JPX, Thin type semiconductor package.
  541. Hiner, David Jon; Huemoeller, Ronald Patrick, Through via connected backside embedded circuit features structure and method.
  542. Hiner, David Jon; Huemoeller, Ronald Patrick, Through via connected backside embedded circuit features structure and method.
  543. Huemoeller, Ronald Patrick; Reed, Frederick Evans; Hiner, David Jon; Lee, Kiwook, Through via nub reveal method and structure.
  544. Huemoeller, Ronald Patrick; Reed, Frederick Evans; Hiner, David Jon; Lee, Kiwook, Through via nub reveal method and structure.
  545. Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Through via recessed reveal structure and method.
  546. Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Through via recessed reveal structure and method.
  547. Maheshwari, Dinesh, Tilt-able grating plane for improved crosstalk in 1×N blaze switches.
  548. Minervini, Anthony D., Top port multi-part surface mount MEMS microphone.
  549. Minervini, Anthony D., Top port multi-part surface mount silicon condenser microphone.
  550. Minervini, Anthony D., Top port multi-part surface mount silicon condenser microphone.
  551. Minervini, Anthony D., Top port multi-part surface mount silicon condenser microphone.
  552. Minervini, Anthony D., Top port surface mount MEMS microphone.
  553. Minervini, Anthony D., Top port surface mount MEMS microphone.
  554. Weber Patrick O. (San Jose CA) Brueggeman Michael A. (Mountain View CA), Transfer modlded electronic package having a passage means.
  555. Kinsman,Larry; Wensel,Richard; Reeder,Jeff, Transfer mold semiconductor packaging processes.
  556. Kinsman,Larry; Wensel,Richard; Reeder,Jeff, Transfer mold semiconductor packaging processes.
  557. Huemoeller, Ronald Patrick; Lie, Russ; Hiner, David, Two-sided fan-out wafer escape package.
  558. Huemoeller,Ronald Patrick; Lie,Russ; Hiner,David, Two-sided wafer escape package.
  559. Huemoeller,Ronald Patrick; Lie,Russ; Hiner,David, Two-sided wafer escape package.
  560. Corrigan,Robert W.; Maheshwari,Dinesh, Two-stage gain equalizer.
  561. Lehner Barbara,DEX ; Sezi Recai,DEX, UV-hardenable and thermally hardenable epoxy resins for underfilling electrical and electronic components.
  562. Lehner Barbara,DEX ; Sezi Recai,DEX, UV-hardenable and thermally hardenable epoxy resins for underfilling electrical and electronic components.
  563. Shepherd William H. ; Chiang Steve S. ; Xie John Y., Use of conductive particles in a nonconductive body as an integrated circuit antifuse.
  564. Kinzer, Daniel M.; Arzumanyan, Aram; Sammon, Tim, Vertical conduction flip-chip device with bump contacts on single surface.
  565. Dershem, Stephen M.; Patterson, Dennis B.; Osuna, Jr., Jose A., Vinyl compounds.
  566. Akram Salman ; Jiang Tongbi, Void-free underfill of surface mounted chips.
  567. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  568. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  569. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  570. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  571. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  572. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  573. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  574. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package and fabrication method.
  575. Huemoeller,Ronald Patrick; Rusli,Sukianto; Razu,David, Wafer level package and fabrication method.
  576. Huemoeller, Ronald Patrick; Rusli, Sukianto; Razu, David, Wafer level package fabrication method.
  577. Roxlo, Charles B., Wavelength selective switch and equalizer.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로