최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
DataON 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Edison 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Kafe 바로가기국가/구분 | United States(US) Patent 등록 |
---|---|
국제특허분류(IPC7판) |
|
출원번호 | US-0841765 (1992-03-02) |
발명자 / 주소 |
|
출원인 / 주소 |
|
인용정보 | 피인용 횟수 : 577 인용 특허 : 0 |
A semiconductor device (10) having first and second wiring layers (30, 33) on opposite surfaces of a carrier substrate (12) interconnected through vias (32) formed in the carrier substrate (12) electrically coupling an electronic component (18) to a mounting substrate through compliant solder balls
A semiconductor device (10) having first and second wiring layers (30, 33) on opposite surfaces of a carrier substrate (12) interconnected through vias (32) formed in the carrier substrate (12) electrically coupling an electronic component (18) to a mounting substrate through compliant solder balls (26) displaced away from vias (32), the semiconductor device (10) characterized by a standard size carrier substrate (12) having high performance electrical package interconnections (24) and good heat dissipation. Improved electrical performance is obtained by providing independent wiring layers (30, 33) each having a lead trace layout specifically designed for a particular electronic component (18) and a particular board connection requirement while using a standard size package outline. Assembly costs are reduced by providing a plastic package mold (36) over a standard size carrier substrate (12) capable of supporting a variety of different electronic components (18) themselves having varying dimensions.
A semiconductor device having a pad array carrier package comprising: a carrier substrate having a die attach surface opposite a package mounting surface; an electronic component mounted on the die attach surface; a plurality of bonding pads arrayed on a face of the electronic component; a plurality
A semiconductor device having a pad array carrier package comprising: a carrier substrate having a die attach surface opposite a package mounting surface; an electronic component mounted on the die attach surface; a plurality of bonding pads arrayed on a face of the electronic component; a plurality of vias in the carrier substrate, each via located at a predetermined distance from a selected bonding pad on the electronic component, wherein the predetermined distance is variable and is chosen to minimize signal impedance through the via; a plurality of package leads overlying the die attach surface and extending from the die attach surface through the vias to terminal solder pads on the package mounting surface which are displaced away from the vias; a plurality of solder balls which are displaced away from the vias and joined to the terminal solder pads; electrical connections between the bonding pads on the electronic component and the package leads on the die attach surface; and protection means overlying at least the electronic component and the electrical connections.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.