$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Programmable logic cell and array with bus repeaters 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/177
출원번호 US-0935116 (1992-08-25)
발명자 / 주소
  • Camarota Rafael C. (San Jose CA) Furtek Frederick C. (Menlo Park CA) Ho Walford W. (Saratoga CA) Browder Edward H. (Saratoga CA)
출원인 / 주소
  • Concurrent Logic, Inc. (Sunnyvale CA 02)
인용정보 피인용 횟수 : 92  인용 특허 : 0

초록 ▼

A programmable logic array comprising cells and a bus network in which the cells are arranged in a two-dimensional matrix of rows and columns and are interconnected by the bus network. The cells are also interconnected by a two-dimensional array of direct connections between a cell and its four near

대표청구항 ▼

In a two dimensional array of logic cells, each cell except those at the edges of the array having four nearest neighbors so as to form rows and columns of said cells, a bus network for transmitting signals within the array comprising: a local bus, a turning bus and an express bus provided for every

이 특허를 인용한 특허 (92)

  1. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  2. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  3. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  4. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
    상세보기
  7. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
    상세보기
  8. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
    상세보기
  9. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  10. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  11. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
    상세보기
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
    상세보기
  15. McClintock Cameron ; Ngo Ninh ; Altaf Risa ; Cliff Richard G., Architectures for programmable logic devices.
    상세보기
  16. Hogenauer, Eugene B., Arithmetic node including general digital signal processing functions for an adaptive computing machine.
    상세보기
  17. Howard, Ric; Katragadda, Ramana V., Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture.
    상세보기
  18. Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
    상세보기
  19. Srinivas T. Reddy ; Ketan Zaveri ; Christopher F. Lane ; Andy L. Lee ; Cameron R. McClintock ; Bruce B. Pedersen ; Manuel Mejia ; Richard G. Cliff, Circuitry and methods for internal interconnection of programmable logic devices.
    상세보기
  20. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
    상세보기
  21. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
    상세보기
  22. Lane, Christopher F.; Powell, Giles V.; Yeung, Wayne; Sung, Chiakang; Pedersen, Bruce B., Efficient arrangement of interconnection resources on programmable logic devices.
    상세보기
  23. Lane, Christopher F.; Powell, Giles V.; Yeung, Wayne; Sung, Chiakang; Pedersen, Bruce B., Efficient arrangement of interconnection resources on programmable logic devices.
    상세보기
  24. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
    상세보기
  25. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
    상세보기
  26. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
    상세보기
  27. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  28. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  29. Mueller Gerhard ; Hanson David R., Full swing voltage input/full swing output bi-directional repeaters for high resistance or high capacitance bi-directional signal lines and methods therefor.
    상세보기
  30. Zaliznyak Arch ; Bobra Yogendra K. ; Kola Madhavi, High-speed programmable logic architecture having active CMOS device drivers.
    상세보기
  31. Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; Jefferson David Edward, Input/output circuitry for programmable logic devices.
    상세보기
  32. Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; Jefferson David Edward, Input/output circuitry for programmable logic devices.
    상세보기
  33. Furtek, Frederick Curtis; Master, Paul L.; Plunkett, Robert Thomas, Input/output controller node in an adaptable computing environment.
    상세보기
  34. Itoh, Tomoyasu, Integrated circuit and method of using the same.
    상세보기
  35. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Maruri, Victor; Patel, Rakesh, Interconnection and input/output resources for programable logic integrated circuit devices.
    상세보기
  36. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  37. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  38. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  39. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  40. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Maruri,Victor; Patel,Rakesh, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  41. Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  42. Jacquet, Francois, Interconnection network with dynamic sub-networks.
    상세보기
  43. Lee Fung Fung, Interleaved interconnect for programmable logic array devices.
    상세보기
  44. Heidari-Bateni, Ghobad; Sambhwani, Sharad D., Internal synchronization control for adaptive integrated circuitry.
    상세보기
  45. Pedersen Bruce B., Logic cell for programmable logic devices.
    상세보기
  46. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
    상세보기
  47. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  48. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  49. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
    상세보기
  50. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
    상세보기
  51. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  52. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  53. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  54. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  55. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  56. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  57. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  58. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  59. Master, Paul L.; Scheuermann, W. James, Method and system for reducing the time-to-market concerns for embedded system design.
    상세보기
  60. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., PCI-compatible programmable logic devices.
    상세보기
  61. Cliff Richard G. ; Huang Joseph ; Sung Chiakang ; Wang Bonnie I., PCI-compatible programmable logic devices.
    상세보기
  62. Cliff, Richard G.; Heile, Francis B.; Huang, Joseph; Mendel, David W.; Pendersen, Bruce B.; Sung, Chiakang; Veenstra, Kerry; Wang, Bonnie I., PCI-compatible programmable logic devices.
    상세보기
  63. Cliff,Richard G; Heile,Francis B; Huang,Joseph; Mendel,David W; Pedersen,Bruce B; Sung,Chiakang; Veenstra,Kerry; Wang,Bonnie I, PCI-compatible programmable logic devices.
    상세보기
  64. Scheuermann,W. James, Processing architecture for a reconfigurable arithmetic node.
    상세보기
  65. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
    상세보기
  66. Clinton Kim P. N. (Essex Junction VT) Gould Scott W. (South Burlington VT) Hartman Steven P. (Jericho VT) Iadanza Joseph A. (Hinesburg VT) Keyser ; III Frank R. (Colchester VT) Millham Eric E. (St. G, Programmable array interconnect network.
    상세보기
  67. Mendel David W., Programmable logic array devices with enhanced interconnectivity between adjacent logic regions.
    상세보기
  68. Mendel David W., Programmable logic array devices with enhanced interconnectivity between adjacent logic regions.
    상세보기
  69. McClintock Cameron ; Leong William ; Cliff Richard G. ; Ahanin Bahram, Programmable logic array devices with interconnect lines of various lengths.
    상세보기
  70. McClintock Cameron ; Leong William ; Cliff Richard G. ; Ahanin Bahram, Programmable logic array devices with interconnect lines of various lengths.
    상세보기
  71. McClintock Cameron ; Leong William ; Cliff Richard G. ; Ahanin Bahram, Programmable logic array devices with interconnect lines of various lengths.
    상세보기
  72. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lane Christopher F. ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Ngo Ninh D. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ;, Programmable logic array integrated circuit devices with interleaved logic array blocks.
    상세보기
  73. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic array integrated circuit devices with interleaved logic array blocks.
    상세보기
  74. Jones Gareth James,GBX ; Work Gordon Stirling,GBX, Programmable logic array with a hierarchical routing resource.
    상세보기
  75. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
    상세보기
  76. Jefferson, David E.; McClintock, Cameron; Schleicher, James; Lee, Andy L.; Mejia, Manuel; Pedersen, Bruce B.; Lane, Christopher F.; Cliff, Richard G.; Reddy, Srinivas T., Programmable logic device architectures with super-regions having logic regions and a memory region.
    상세보기
  77. David E. Jefferson ; Cameron McClintock ; James Schleicher ; Andy L. Lee ; Manuel Mejia ; Bruce B. Pederson ; Christopher F. Lane ; Richard G. Cliff ; Srinivas T. Reddy, Programmable logic device architectures with super-regions having logic regions and memory region.
    상세보기
  78. Lee Andy L. ; Cliff Richard G. ; Jefferson David ; McClintock Cameron ; Altaf Kurosu R., Programmable logic device with enhanced multiplexing capabilities in interconnect resources.
    상세보기
  79. Lee Andy L. ; Cliff Richard G. ; Jefferson David ; McClintock Cameron ; Altaf Kurosu R., Programmable logic device with enhanced multiplexing capabilities in interconnect resources.
    상세보기
  80. Reddy Srinivas T. ; Cliff Richard G. ; Lane Christopher F. ; Zaveri Ketan H. ; Mejia Manuel M. ; Jefferson David ; Pedersen Bruce B. ; Lee Andy L., Programmable logic device with hierarchical interconnection resources.
    상세보기
  81. Reddy Srinivas T. ; Cliff Richard G. ; Lane Christopher F. ; Zaveri Ketan H. ; Mejia Manuel M. ; Jefferson David ; Pedersen Bruce B. ; Lee Andy L., Programmable logic device with hierarchical interconnection resources.
    상세보기
  82. Reddy, Srinivas T.; Cliff, Richard G.; Lane, Christopher F.; Zaveri, Ketan H.; Mejia, Manuel M.; Jefferson, David; Pedersen, Bruce B.; Lee, Andy L., Programmable logic device with hierarchical interconnection resources.
    상세보기
  83. Reddy, Srinivas T.; Cliff, Richard G.; Lane, Christopher F.; Zaveri, Ketan H.; Mejia, Manuel M.; Jefferson, David; Pedersen, Bruce B.; Lee, Andy L., Programmable logic device with hierarchical interconnection resources.
    상세보기
  84. Srinivas T. Reddy ; Richard G. Cliff ; Christopher F. Lane ; Ketan H. Zaveri ; Manuel M. Mejia ; David Jefferson ; Bruce B. Pedersen ; Andy L. Lee, Programmable logic device with hierarchical interconnection resources.
    상세보기
  85. Andy L. Lee ; Christopher F. Lane ; Bruce B. Pedersen, Programmable logic devices with enhanced multiplexing capabilities.
    상세보기
  86. Lee Andy L. ; Lane Christopher F. ; Pedersen Bruce B., Programmable logic devices with enhanced multiplexing capabilities.
    상세보기
  87. Lee Andy L. ; Lane Christopher F. ; Pedersen Bruce B., Programmable logic devices with enhanced multiplexing capabilities.
    상세보기
  88. Shogo Nakaya JP, Reconfigurable device having programmable interconnect network suitable for implementing data paths.
    상세보기
  89. Master,Paul L.; Watson,John, Storage and delivery of device features.
    상세보기
  90. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
    상세보기
  91. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
    상세보기
  92. Rupp Charle R., Toggle bus circuit.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로