이 특허를 인용한 특허 (38)

1. Zaiki Koji (Kadoma JPX), Apparatus for detecting possibility of parallel processing and method thereof and a program translation apparatus utiliz.

   상세보기
2. O'Brien, John Kevin Patrick; O'Brien, Kathryn M.; Prener, Daniel Arthur, Compiler method for employing multiple autonomous synergistic processors to simultaneously operate on longer vectors of data.

   상세보기
3. Zaiki Koji (Kadoma JPX), Device and method for parallelizing compilation optimizing data transmission.

   상세보기
4. Hardwick Jonathan C.,GBX, Dynamic load balancing among processors in a parallel computer.

   상세보기
5. Dutt, Bala; Kumar, Ajay; Susarla, Hanumantha R., Inducing concurrency in software code.

   상세보기
6. Muthukumar, Kalyan; Doshi, Gautam B., Mechanism for software pipelining loop nests.

   상세보기
7. Silvera, Raul Esteban; Unnikrishnan, Priya; Zhang, Guansong, Mechanism to restrict parallelization of loops.

   상세보기
8. Blainey,Robert James; Tal,Arie, Method and apparatus for a generic language interface to apply loop optimization transformations.

   상세보기
9. Beylin Boris ; Subramanian Krishna, Method and apparatus for an improved code optimizer for pipelined computers.

   상세보기
10. Ogasawara Takeshi,JPX ; Komats Hideaki,JPX, Method and apparatus for compilation of a data parallel language.

    상세보기
11. Schooler Richard, Method and apparatus for improving performance of a program using a loop interchange, loop distribution, loop interchange sequence.

    상세보기
12. Hosoi, Akira, Method and apparatus for saving checkpoint data while detecting and analyzing a loop structure.

    상세보기
13. Kundert, Kenneth S., Method and system for implementing circuit simulators.

    상세보기
14. Kundert, Kenneth S., Method and system for implementing circuit simulators.

    상세보기
15. Kundert, Kenneth S., Method and system for implementing parallel execution in a computing system and in a circuit simulator.

    상세보기
16. Kundert, Kenneth S., Method and system for implementing parallel execution in a computing system and in a circuit simulator.

    상세보기
17. Kundert, Kenneth S., Method and system for implementing parallel execution in a computing system and in a circuit simulator.

    상세보기
18. Kundert, Kenneth S., Method and system for implementing, controlling, and interfacing with circuit simulators.

    상세보기
19. Iwasawa Kyoko,JPX ; Kurosawa Takashi,JPX ; Kikuchi Sumio,JPX, Method for supporting parallelization of source program.

    상세보기
20. Katsuo Satoshi,JPX ; Shigata Taro,JPX, Method of compiling a computer program for performing parallel image processing.

    상세보기
21. Bird Colin Leonard,GBX ; Lingenfelder Christoph,DEX ; Phippen Robert William,GBX ; Wallis Graham Derek,GBX, Method of controlling the degree of parallelism when performing parallel processing on an inherently serial computer program.

    상세보기
22. Hardwick Jonathan C.,GBX, Nested parallel language preprocessor for converting parallel language programs into sequential code.

    상세보기
23. Funaki Hiroshi (Tokyo JPX), Optimizing compiler which generates multiple instruction streams to be executed in parallel.

    상세보기
24. Haselden, J. Kirk; Ivanov, Sergei, Parallel loops in a workflow.

    상세보기
25. Hirooka, Takashi; Ohta, Hiroshi; Iitsuka, Takayoshi; Kikuchi, Sumio, Parallel program generating method.

    상세보기
26. Ding, Chen; Shen, Xipeng; Huang, Ruke, Parallel programming using possible parallel regions and its language profiling compiler, run-time system and debugging support.

    상세보기
27. Fernandes, Marcio Merino; Livesley, Raymond Malcolm, Processors and compiling methods for processors.

    상세보기
28. Fernandes, Marcio Merino; Livesley, Raymond Malcolm, Processors and compiling methods for processors.

    상세보기
29. Fernandes, Marcio Merino; Livesley, Raymond Malcolm, Processors and compiling methods for processors.

    상세보기
30. Robert S. Schreiber ; Bantwal Ramakrishna Rau ; Alain Darte FR, Programmatic iteration scheduling for parallel processors.

    상세보기
31. Alain Darte FR; Robert S. Schreiber, Programmatic method for reducing cost of control in parallel processes.

    상세보기
32. Schreiber, Robert S.; Rau, B. Ramakrishna; Gupta, Shail Aditya; Kathail, Vinod K.; Anik, Sadun, Programmatic synthesis of processor element arrays.

    상세보기
33. Gupta Rajiv ; Epstein Michael Abraham, Synchronizing parallel processors using barriers extending over specific multiple-instruction regions in each instructio.

    상세보기
34. Dutt,Bala; Kumar,Ajay; Susarla,Hanumantha R., System and method for block-based concurrentization of software code.

    상세보기
35. Lin, Yuan, System and method for compile-time non-concurrency analysis.

    상세보기
36. Dutt,Bala; Kumar,Ajay; Susarla,Hanumantha R., System and method for goal-based scheduling of blocks of code for concurrent execution.

    상세보기
37. Dutt, Bala; Kumar, Ajay; Susarla, Hanumantha R., System and method for marking software code.

    상세보기
38. Meister, Benoit J.; Baskaran, Muthu M.; Lethin, Richard A., Systems and methods for footprint based scheduling.

    상세보기
더보기