$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Process for thin film interconnect 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01K-003/10
출원번호 US-0784281 (1991-10-29)
발명자 / 주소
  • Sachdev Krishna G. (Hopewell Junction NY) Kellner Benedikt M. J. (Wappingers Falls NY) McGuire Kathleen M. (Wallkill NY) Sorce Peter J. (Poughkeepsie NY)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 96  인용 특허 : 0

초록

This invention relates generally to a structure and process for thin film interconnect, and more particularly to a structure and process for a multilayer thin film interconnect structure with improved dimensional stability and electrical performance. The invention further relates to a process of fab

대표청구항

A process for the fabrication of a compensator interconnect used in forming a multilayer thin-film structure, said process comprising the steps of, a) forming at least one via hole in at least one metal foil, b) securing said at least one metal foil having said at least one via hole to a partially c

이 특허를 인용한 특허 (96)

  1. Schreiber, Christopher; Dunn, Christopher, Additive disk drive suspension manufacturing using tie layers for vias and product thereof.
  2. Pommer, Richard J., Alignment plate with matched thermal coefficient of expansion method.
  3. Omstead, Thomas R.; Wongsenakhum, Panya; Messner, William J.; Nagy, Edward J.; Starks, William; Moslehi, Mehrdad M., Apparatus for dispensing gas for fabricating substrates.
  4. Omstead, Thomas R.; Wongsenakhum, Panya; Messner, William J.; Nagy, Edward J.; Starks, William; Moslehi, Mehrdad M., Apparatus for supporting a substrate in a reaction chamber.
  5. Swindlehurst,Susan; Hadley,Mark A.; Drzaic,Paul S.; Craig,Gordon S. W.; Gengel,Glenn; Hermann,Scott; Tootoochi,Aly; Eisenhardt,Randolph W., Apparatus incorporating small-feature-size and large-feature-size components and method for making same.
  6. Tseng, Tzyy-Jang; Ho, Chung W.; Hu, Dyi-Chung; Lee, Huan-Ling; He, Sheng-Yuah, Carrier and method for fabricating coreless packaging substrate.
  7. Hu, Dyi-Chung, Composite carrier for warpage management.
  8. Galasco, Raymond T.; McClure, Bonnie S.; Richards, Craig W., Copper plated invar with acid preclean.
  9. Jacobsen,Jeffrey Jay; Gengel,Glenn Wilhelm; Hadley,Mark A.; Craig,Gordon S. W.; Smith,John Stephen, Electronic devices with small functional elements supported on a carrier.
  10. Wu, Paul S. C.; Lai, Chun-Ting; Huang, Yen-Po; Huang, Sheng-Yu, Fabrication of a flexible circuit board.
  11. Dobson Christopher David,GBX ; McGeown Arthur John,GBX, Foil for use in filing substrate recesses.
  12. Ho, Kwun-Yao; Kung, Chen-Yueh, High density laminated substrate structure and manufacture method thereof.
  13. Uzoh, Cyprian Emeka; Katkar, Rajesh, High performance compliant substrate.
  14. Restaino Darryl ; Yang Chi-Hua ; Poetzlberger Hans W.,DEX ; Katata Tomio,JPX ; Aochi Hideaki, High throughput A1-Cu thin film sputtering process on small contact via for manufacturable beol wiring.
  15. Ogawa,Tsuyoshi, High-frequency circuit block, its manufacturing method, high-frequency module device, and its manufacturing method.
  16. Alcoe,David J.; Blackwell,Kim J., Hyperbga buildup laminate.
  17. Ingraham Anthony P. ; Kehley Glenn L. ; Sathe Sanjeev B. ; Slack John R., Integrated, multi-chip, thermally conductive packaging device and methodology.
  18. Boyko, Christina M.; Farquhar, Donald S.; Papathomas, Konstantinos I., Interconnect structure and method of making same.
  19. Kazunori Mune JP; Kazuo Ouchi JP; Satoshi Tanigawa JP; Hirofumi Fujii JP, Interposer for chip size package and method for manufacturing the same.
  20. Schreiber, Christopher; Dunn, Christopher Gene, Low impedance, high bandwidth disk drive suspension circuit.
  21. Takahashi, Kouji; Igarashi, Yusuke; Sakano, Jun, Metal core circuit element mounting board.
  22. Omstead Thomas R. ; Wongsenakhum Panya ; Messner William J. ; Nagy Edward J. ; Starks William ; Moslehi Mehrdad M., Method for fabricating a device on a substrate.
  23. Paranjpe, Ajit P.; Moslehi, Mehrdad M.; Bubber, Randhir S.; Velo, Lino A., Method for fabricating a semiconductor chip interconnect.
  24. Suemasu, Tatsuo; Takizawa, Takashi, Method for fabricating a through-hole interconnection substrate.
  25. Suemasu,Tatsuo; Takizawa,Takashi, Method for fabricating a through-hole interconnection substrate and a through-hole interconnection substrate.
  26. Dobson Christopher David,GBX ; McGeown Arthur John,GBX, Method for filling substrate recesses using pressure and heat treatment.
  27. Ajit P. Paranjpe ; Mehrdad M. Moslehi ; Lino A. Velo ; Thomas R. Omstead ; David R. Campbell, Sr. ; Zeming Liu ; Guihua Shang, Method for forming a copper film on a substrate.
  28. Lee, Jung Won; Chung, Yul Kyo; Lee, In Hyung, Method for manufacturing a printed circuit board with a thin film capacitor embedded therein having a dielectric film by using laser lift-off, and printed circuit board with a thin film capacitor embedded therein manufactured thereby.
  29. Lee, Jung Won; Chung, Yul Kyo; Lee, In Hyung, Method for manufacturing a printed circuit board with a thin film capacitor embedded therein having a dielectric film by using laser lift-off, and printed circuit board with a thin film capacitor embedded therein manufactured thereby.
  30. Takayoshi,Yuichi; Hasegawa,Mineyoshi; Tsuda,Yasushi; Itokawa,Akinori, Method for manufacturing double-sided printed circuit board.
  31. Chujo, Shigeki; Nakayama, Koichi, Method for manufacturing electroconductive material-filled throughhole substrate.
  32. Moslehi Mehrdad M., Method for planarized deposition of a material.
  33. Boyko Christina Marie ; Lauffer John Matthew ; McHatton Ronnie Charles ; Mahmoud ; deceased Issa Said, Method for producing multi-layer circuit board and resulting article of manufacture.
  34. Boyko Christina Marie ; Lauffer John Matthew ; McHatton Ronnie Charles ; Mahmoud ; deceased Issa Said, Method for producing multi-layer circuit board and resulting article of manufacture.
  35. Lan James J. D. ; Chiang Steve S. ; Wu Paul Y. F. ; Xie John Y., Method for supporting one or more electronic components.
  36. Ajit P. Paranjpe ; Randhir S. Bubber ; Sanjay Gopinath ; Thomas R. Omstead ; Mehrdad M. Moslehi, Method of chemical-vapor deposition of a material.
  37. Li, Yonggang; Salama, Islam; Gurumurthy, Charan; Azimi, Hamid, Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method.
  38. Li, Yonggang; Salama, Islam; Gurumurthy, Charan; Azimi, Hamid, Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method.
  39. Ashley Leon ; Dalal Hormazdyar M. ; Nguyen Du Binh ; Rathore Hazara S. ; Smith Richard G., Method of forming copper interconnections with enhanced electromigration resistance and reduced defect sensitivity.
  40. Credelle, Thomas Lloyd; Gengel, Glenn; Stewart, Roger Green; Joseph, William Hill, Method of making a radio frequency identification (RFID) tag.
  41. Boyko, Christina M.; Farquhar, Donald S.; Papathomas, Konstantinos I., Method of making and interconnect structure.
  42. Yoshida, Yoshifumi, Method of manufacturing a piezoelectric vibrator.
  43. Miyazawa,Ikuya, Method of manufacturing semiconductor device, semiconductor device, circuit substrate and electronic apparatus.
  44. Ogasawara Shigeo,JPX ; Takahashi Shigeru,JPX ; Oka Noriaki,JPX ; Miki Tadayasu,JPX ; Hiroshima Masahito,JPX, Method of manufacturing through holes in a semiconductor device.
  45. Bhatt Ashwinkumar C. ; Camp John C. ; Fletcher Mary Beth ; Potter Kenneth Lynn ; Welsh John A., Method of reducing defects in I/C card and resulting card.
  46. Credelle,Thomas Lloyd; Gengel,Glenn; Stewart,Roger Green; Joseph,William Hill, Methods for making electronic devices with small functional elements supported on a carriers.
  47. Credelle, Thomas Lloyd; Gengel, Glenn; Stewart, Roger Green; Joseph, William Hill, Methods of making a radio frequency identification (RFID) tags.
  48. Gandhi Pradeep ; Fu Samuel ; Legerton Gary E. ; Baxter Daniel E. ; Robinette William C., Methods to produce insulated conductive through-features in core materials for electric packaging.
  49. Ajit P. Paranjpe ; Mehrdad M. Moslehi ; Boris Relja ; Randhir S. Bubber ; Lino A. Velo ; Thomas R. Omstead ; David R. Campbell, Sr. ; David M. Leet ; Sanjay Gopinath, Microelectronic interconnect material with adhesion promotion layer and fabrication method.
  50. Paranjpe, Ajit P.; Moslehi, Mehrdad M.; Relja, Boris; Bubber, Randhir S.; Velo, Lino A.; Omstead, Thomas R.; Campbell, Sr., David R.; Leet, David M.; Gopinath, Sanjay, Microelectronic interconnect material with adhesion promotion layer and fabrication method.
  51. Paranjpe, Ajit P.; Moslehi, Mehrdad M.; Relja, Boris; Bubber, Randhir S.; Velo, Lino A.; Omstead, Thomas R.; Campbell, Sr., David R.; Leet, David M.; Gopinath, Sanjay, Microelectronic interconnect material with adhesion promotion layer and fabrication method.
  52. Ogawa,Tsuyoshi; Nishitani,Yuji, Multi-chip circuit module and method for producing the same.
  53. Ogawa,Tsuyoshi, Multi-layer interconnection circuit module and manufacturing method thereof.
  54. Ogawa,Tsuyoshi, Multi-layer interconnection circuit module and manufacturing method thereof.
  55. Hideyuki Kurita JP; Masayuki Nakamura JP, Multilayer boards.
  56. Honda, Hirokazu, Multilayer interconnection board, semiconductor device having the same, and method of forming the same as well as method of mounting the semicondutor chip on the interconnection board.
  57. Mizumoto Shogo,JPX ; Tsukada Yutaka,JPX, Multilayer printed wiring board and method of making same.
  58. Noda Kazuhiro,JPX ; Nakamura Shinji,JPX ; Hayashi Hisao,JPX, Multilayered interconnection substrate and process for fabricating the same.
  59. Wirth, Ralph, Optoelectronic semiconductor chip and method for forming a contact structure for making electrical contact with an optoelectronic semiconductor chip.
  60. Biron, Richard M., Printed circuit board electrical interconnects.
  61. Mune, Kazunori; Fujii, Hirofumi; Tanigawa, Satoshi, Process for manufacturing a printed wiring board.
  62. Kelly Kimberley A. ; Malhotra Ashwani K. ; Perfecto Eric D. ; Yu Roy, Process for releasing a thin-film structure from a substrate.
  63. Kelly Kimberley A. ; Malhotra Ashwani K. ; Perfecto Eric D. ; Yu Roy, Process for transferring a thin-film structure to a substrate.
  64. Kelly Kimberley A. ; Malhotra Ashwani K. ; Perfecto Eric D. ; Yu Roy, Process for transferring a thin-film structure to a temporary carrier.
  65. Rusli, Sukianto; Huemoeller, Ronald Patrick; Hiner, David, Protruding post substrate package structure and method.
  66. Gengel, Glenn W.; Hadley, Mark A.; Pounds, Tom; Schatz, Kenneth D.; Drzaic, Paul S., RFID tags and processes for producing RFID tags.
  67. Gengel, Glenn W.; Hadley, Mark A.; Pounds, Tom; Schatz, Kenneth D.; Drzaic, Paul S., RFID tags and processes for producing RFID tags.
  68. Gengel, Glenn W.; Hadley, Mark A.; Pounds, Tom; Schatz, Kenneth D.; Drzaic, Paul S., RFID tags and processes for producing RFID tags.
  69. Gengel, Glenn W.; Hadley, Mark A.; Pounds, Torn; Schatz, Kenneth D.; Drzaic, Paul S., RFID tags and processes for producing RFID tags.
  70. Gengel,Glenn W.; Hadley,Mark A.; Pounds,Tom; Schatz,Kenneth D.; Drzaic,Paul S., RFID tags and processes for producing RFID tags.
  71. Gengel,Glenn W.; Hadley,Mark A.; Pounds,Tom; Schatz,Kenneth D.; Drzaic,Paul S., RFID tags and processes for producing RFID tags.
  72. Carrender, Curt, Radio frequency identification (RFID) tag for an item having a conductive layer included or attached.
  73. Carrender, Curt, Radio frequency identification (RFID) tag for an item having a conductive layer included or attached.
  74. Carrender, Curt, Radio frequency identification (RFID) tag for an item having a conductive layer included or attached.
  75. McClure Bonnie S. ; Stone David B., Resistivity control of CIC material.
  76. Paranjpe Ajit P. ; Moslehi Mehrdad M. ; Bubber Randhir S. ; Velo Lino A., Semiconductor chip interconnect barrier material and fabrication method.
  77. Tostado Salvador A. ; Brathwaite George A. ; Hoffman Paul R. ; Erfe George A. ; Pedron ; Jr. Serafin P. ; Raftery Michael A. ; Ramakrishna Kambhampati ; Ramirez German J. ; Strauman Linda E., Semiconductor package having a ground or power ring and a metal substrate.
  78. Seidl, Peter; Gepp, Sebastian; Weik, Thomas; Hartmann, Manfred, Sensor device with a flexible electrical conductor structure.
  79. Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
  80. Rathore Hazara S. ; Dalal Hormazdyar M. ; McLaughlin Paul S. ; Nguyen Du B. ; Smith Richard G. ; Swinton Alexander J. ; Wachnik Richard A., Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity.
  81. Lee, Meng-Han; Lu, Shao-Yang; Liao, Bor-Shyang, Supporting substrate and method for fabricating the same.
  82. Omstead, Thomas R.; Wongsenakhum, Panya; Messner, William J.; Nagy, Edward J.; Starks, William E; Moslehi, Mehrdad M., System for fabricating a device on a substrate with a process gas.
  83. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  84. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  85. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  86. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  87. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  88. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  89. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  90. Jacobsen,Jeffrey Jay; Gengel,Glenn Wilhelm; Hadley,Mark A.; Craig,Gordon S. W.; Smith,John Stephen, Web process interconnect in electronic assemblies.
  91. Jacobsen,Jeffrey Jay; Gengel,Glenn Wilhelm; Hadley,Mark A.; Craig,Gordon S. W.; Smith,John Stephen, Web process interconnect in electronic assemblies.
  92. Jeffrey Jay Jacobsen ; Glenn Wilhelm Gengel ; Mark A. Hadley ; Gordon S. W. Craig ; John Stephen Smith, Web process interconnect in electronic assemblies.
  93. Okamoto,Keishiro; Abe,Tomoyuki; Tani,Motoaki; Hayashi,Nobuyuki, Wiring board and method for fabricating the same.
  94. Okamoto,Keishiro; Abe,Tomoyuki; Tani,Motoaki; Hayashi,Nobuyuki, Wiring board and method for fabricating the same.
  95. Gregoire, George D., Wiring board construction and methods of making same.
  96. George D. Gregoire, Wiring board constructions and methods of making same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로