$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Leadless pad array chip carrier 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
  • H01L-023/28
  • H05K-007/00
출원번호 US-0976720 (1992-11-16)
발명자 / 주소
  • Mullen
  • III William B. (Boca Raton FL) Urbish Glenn F. (Coral Springs FL) Freyman Bruce J. (Plantation FL)
출원인 / 주소
  • Motorola, Inc. (Schaumburg IL 02)
인용정보 피인용 횟수 : 193  인용 특허 : 0

초록

A leadless pad array chip carrier package is disclosed, employing a printed circuit board (22) having an array of solder pads (34) on the bottom side. A semiconductor device (24) is electrically wire bonded (49) and attached with conductive adhesive (47) to the metallization patterns (43, 25) of the

대표청구항

A leadless pad array chip carrier package, comprising: a leadless circuit carrying insulating substrate having opposing planar first and second sides; a semiconductor device electrically and mechanically mounted on the first side of the circuit carrying substrate; the substrate second side having a

이 특허를 인용한 특허 (193)

  1. Masahiro Matsumoto JP; Seikou Suzuki JP; Masayuki Miki JP, Acceleration sensor.
  2. Matsumoto, Masahiro; Suzuki, Seikou; Miki, Masayuki, Acceleration sensor.
  3. Weber Patrick O., Apparatus for encapsulating electronic packages.
  4. Weber Patrick O. (San Jose CA), Apparatus for encapsulating electronic packages.
  5. Song Chi-Jung,KRX, Area array type semiconductor package and fabrication method.
  6. Song,Chi Jung, Area array type semiconductor package fabrication method.
  7. Mahulikar Deepak ; Hoffman Paul R. ; Braden Jeffrey S., Ball grid array electronic package.
  8. Barrow Michael, Ball grid array integrated circuit package that has vias located within the solder pads of a package.
  9. Baxter George Addis ; Cohn Charles ; Sattler Theodore Joseph ; Saxena Lakshmendra S., Ball grid array plastic package.
  10. Kimura, Noriyuki, Ball grid array semiconductor package and method of manufacturing the same.
  11. Kimura, Noriyuki, Ball grid array semiconductor package and method of manufacturing the same.
  12. Nakashima Takashi (Kitakyushu JPX), Ball grid assembly type semiconductor device having a heat diffusion function and an electric and magnetic shielding fun.
  13. Minervini, Anthony D., Bottom port multi-part surface mount MEMS microphone.
  14. Minervini, Anthony D., Bottom port surface mount MEMS microphone.
  15. Minervini, Anthony D., Bottom port surface mount MEMS microphone.
  16. Nakamura Yoshifumi,JPX ; Bessho Yoshihiro,JPX ; Itagaki Minehiro,JPX, Chip carrier.
  17. Yoshifumi Nakamura JP; Yoshihiro Bessho JP; Minehiro Itagaki JP, Chip carrier and method of manufacturing and mounting the same.
  18. Wu, Kai-Wen, Chip package and method for assembling chip package.
  19. Chu Edwin ; Lai Hu-Kong, Chip package board having utility rings.
  20. Tomura Yoshihiro (Hirakata JPX) Bessho Yoshihiro (Higashiosaka JPX) Hakotani Yasuhiko (Nishinomiya JPX), Chip package, a chip carrier, a terminal electrode for a circuit substrate and a chip package-mounted complex.
  21. Schueller Randolph Dennis ; Geissinger John David, Chip scale ball grid array for integrated circuit package.
  22. Schueller Randolph D., Chip scale ball grid array for integrated circuit packaging.
  23. Peter R. Ewer GB, Chip scale package.
  24. Ewer Peter R.,GBX, Chip scale packaging process.
  25. Osamu Watanabe JP; Junji Kondo JP; Toshihiko Kobayashi JP, Circuit block for power supply.
  26. Osamu Watanabe JP; Junji Kondo JP; Toshihiko Kobayashi JP, Circuit block for power supply.
  27. Daly John J. ; Skepnek Robert, Connectorized substrate and method of connectorizing a substrate.
  28. Pieper Kevin J. ; Geeban Mitra E. ; Kolcz Richard J., Discrete component pad array carrier.
  29. Thomas P. Glenn, Electromagnetic interference shield device with conductive encapsulant and dam.
  30. Szczech, John B.; Van Kessel, Peter, Embedded dielectric as a barrier in an acoustic device and method of manufacture.
  31. Vinciarelli, Patrizio; LaFleur, Michael B.; Fleming, Sean Timothy; Mutter, Rudolph F.; D'Amico, Andrew T., Encapsulated modular power converter with symmetric heat distribution.
  32. Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L., Fabricating interconnects and tips using sacrificial substrates.
  33. Manteghi Kamran, High density leaded ball-grid array package.
  34. Watson, Joshua; Grosse, Daniel Todd; Jacobs, Michael Robert; Schimpf, William F.; Del Valle Figueroa, Ivelisse, Ingress protection for reducing particle infiltration into acoustic chamber of a MEMS microphone package.
  35. Smith, Timothy J.; Wang, Tzu-Yu; Eskridge, Adam Z., Insert molded actuator components.
  36. Sheppard Robert P. ; Combs Edward G., Integrated carrier ring/stiffener and method for manufacturing a flexible integrated circuit package.
  37. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Integrated circuit package.
  38. Glenn Thomas P., Integrated circuit package employing a transparent encapsulant.
  39. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Integrated circuit package having adhesive bead supporting planar lid above planar substrate.
  40. James S. McKee ; Kevin J. Pieper ; Andrew J. Butterfield, Interconnect system having vertically mounted passive components on an underside of a substrate.
  41. Khandros Igor Y. ; Mathieu Gaetan L., Interconnection substrates with resilient contact structures on both sides.
  42. Sakai, Norio; Nishide, Mitsuyoshi; Mizushiro, Masaaki; Kubota, Kenji; Suzuki, Nobuyuki, Laminated ceramic electronic component and method of producing the same.
  43. Lee Jong Hyun,KRX, Layer-type ball grid array semiconductor package and fabrication method thereof.
  44. Peggy L. Clark, Layout for a ball grid array.
  45. Samoilov, Arkadii V.; Bergemont, Albert; Lo, Chiung-C.; Holenarsipur, Prashanth; Long, James Patrick, Light sensor using wafer-level packaging.
  46. Pierson Mark Vincent ; Gaynes Michael Anthony ; Stone David Brian ; Youngs Thurston Bryce, Liquid crystal display tile interconnected to a tile carrier and method.
  47. Lee Shaw Wei ; Takiar Hem P. ; Mathew Ranjan J. ; Kim Hee Jhin, Low cost ball grid array device and method of manufacture thereof.
  48. Akram Salman ; Kinsman Larry, Low profile semiconductor package.
  49. Akram, Salman; Kinsman, Larry, Low profile semiconductor package.
  50. Melton Cynthia M. ; Demet George N. ; Turlik Iwona, Low-profile microelectronic package.
  51. Johari-Galle, Houri; Judy, Michael W., MEMS device with stress relief structures.
  52. Kaanta, Bradley C.; Jia, Kemiao, Mechanically isolated MEMS device.
  53. Park, Chul-woo; Jun, Young-hyun; Choi, Joo-sun; Hwang, Hong-sun, Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same.
  54. Mahulikar Deepak (Madison CT) Hoffman Paul R. (Modesto CA) Braden Jeffrey S. (Livermore CA), Metal ball grid array package with improved thermal conductivity.
  55. Robinson Peter W. ; Mahulikar Deepak ; Hoffman Paul R., Metal ball grid electronic package having improved solder joint.
  56. Greenwood Jonathon (Boynton Beach FL) George Reed A. (El Reno OK), Method and apparatus for an integrated circuit chip carrier having improved mounting pad density.
  57. Akram Salman, Method and apparatus for semiconductor assembly which includes testing of chips and replacement of bad chips prior to f.
  58. Kovats Julius A. ; Suciu Paul I., Method for constructing a leadless array package.
  59. Chung, Kevin Kwong-Tai, Method for making an article having an embedded electronic device.
  60. Yoshifumi Nakamura JP; Yoshihiro Bessho JP; Minehiro Itagaki JP, Method for manufacturing electronic device with resin layer between chip carrier and circuit wiring board.
  61. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  62. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  63. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  64. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  65. Fjelstad, Joseph, Method of electrically connecting a microelectronic component.
  66. Vinciarelli, Patrizio; Lavery, Patrick R.; Mutter, Rudolph F.; Kirk, Jeffery J.; D'Amico, Andrew T., Method of electrically interconnecting circuit assemblies.
  67. Chiang, Cheng-Lien, Method of forming a three-dimensional stacked semiconductor package device.
  68. Vinciarelli, Patrizio; Balcius, Robert Joseph; Sadler, Steven P.; Thompson, Mark Andrew, Method of forming an electrical connection to an electronic module.
  69. Vinciarelli, Patrizio; Lafleur, Michael B.; Fleming, Sean Timothy; Mutter, Rudolph; D'Amico, Andrew T., Method of forming an electrical contact.
  70. Salman Akram ; Larry Kinsman, Method of forming low profile semiconductor package.
  71. Vinciarelli, Patrizio; LaFleur, Michael B.; Fleming, Sean Timothy; Mutter, Rudolph F.; D'Amico, Andrew T., Method of making a plurality of electronic assemblies.
  72. Chiang, Cheng-Lien, Method of making a semiconductor package device that includes a conductive trace with recessed and non-recessed portions.
  73. Chiang,Cheng Lien, Method of making a semiconductor package device that includes an insulative housing with first and second housing portions.
  74. Chiang,Cheng Lien, Method of making a semiconductor package device that includes singulating and trimming a lead.
  75. Glenn, Thomas P., Method of making an electromagnetic interference shield device.
  76. Glenn Thomas P. ; Hollaway Roy D.,PAX ; Panczak Anthony E., Method of making an integrated circuit package.
  77. Glenn Thomas P., Method of making an integrated circuit package employing a transparent encapsulant.
  78. Chiang, Cheng-Lien, Method of making an optoelectronic semiconductor package device.
  79. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Method of making integrated circuit package having adhesive bead supporting planar lid above planar substrate.
  80. Glenn, Thomas P.; Hollaway, Roy D.; Panczak, Anthony E., Method of making near chip size integrated circuit package.
  81. Tsunoda, Shigeharu; Saeki, Junichi; Yoshida, Isamu; Ooji, Kazuya; Honda, Michiharu; Kitano, Makoto; Yoneda, Nae; Eguchi, Shuji; Nishi, Kunihiko; Anjoh, Ichiro; Otsuka, Kenichi, Method of manufacturing a semiconductor device a ball grid array package structure using a supporting frame.
  82. Fujisawa, Atsushi; Konno, Takafumi; Ohsaka, Shingo; Haruta, Ryo; Ichitani, Masahiro, Method of manufacturing semiconductor package including forming a resin sealing member.
  83. John Briar SG; Raymundo M. Camenforte SG, Method of molding flexible circuit with molded stiffener.
  84. Chiang, Cheng-Lien, Method of testing a semiconductor package device.
  85. Tomura Yoshihiro (Hirakata JPX) Bessho Yoshihiro (Higashiosaka JPX) Hakotani Yasuhiko (Nishinomiya JPX), Methods for producing a chip carrier and terminal electrode for a circuit substrate.
  86. Yean, Tay Wuu; Ai-Chie, Wang, Methods of forming and assembling pre-encapsulated assemblies and of forming associated semiconductor device packages.
  87. Igor Y. Khandros ; Thomas H. Distefano, Methods of making semiconductor chip assemblies.
  88. Minervini, Anthony D., Methods of manufacture of bottom port multi-part surface mount MEMS microphones.
  89. Minervini, Anthony D., Methods of manufacture of bottom port surface mount MEMS microphones.
  90. Minervini, Anthony D., Methods of manufacture of bottom port surface mount MEMS microphones.
  91. Minervini, Anthony D., Methods of manufacture of top port multi-part surface mount MEMS microphones.
  92. Minervini, Anthony D., Methods of manufacture of top port multi-part surface mount silicon condenser microphones.
  93. Minervini, Anthony D., Methods of manufacture of top port surface mount MEMS microphones.
  94. Minervini, Anthony D., Methods of manufacture of top port surface mount MEMS microphones.
  95. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectonic packages and methods therefor.
  96. Miller Dennis Brian ; O'Malley Grace M. ; Kemper Brian R., Microelectronic assembly for connection to an embedded electrical element, and method for forming same.
  97. Morrell Michelle J. ; Machuga Steven C.,DEX ; O'Malley Grace M. ; Carson George A. ; Skipor Andrew ; Zhou Wen Xu ; Wyatt Karl W., Microelectronic assembly including polymeric reinforcement on an integrated circuit die, and method for forming same.
  98. Miller Dennis Brian ; O'Malley Grace M. ; Kemper Brian R., Microelectronic assembly with connection to a buried electrical element, and method for forming same.
  99. Miller Dennis Brian ; O'Malley Grace M. ; Kemper Brian R., Microelectronic assembly with connection to a buried electrical element, and method for forming same.
  100. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  101. Khandros,Igor Y.; DiStefano,Thomas H., Microelectronic component and assembly having leads with offset portions.
  102. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure.
  103. Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Microelectronic contact structure and method of making same.
  104. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectronic packages and methods therefor.
  105. Haba, Belgacem; Beroz, Masud; Kang, Teck-Gyu; Kubota, Yoichi; Krishnan, Sridhar; Riley, III, John B.; Mohammed, Ilyas, Microelectronic packages and methods therefor.
  106. Loeppert, Peter V.; McCall, Ryan M.; Giesecke, Daniel; Vos, Sandra F.; Szczech, John B.; Lee, Sung Bok; Van Kessel, Peter, Microphone assembly with barrier to prevent contaminant infiltration.
  107. William Tze-You Chen, Miniaturized chip scale ball grid array semiconductor package.
  108. Briar, John; Camenforte, Raymundo M., Molded stiffener for flexible circuit molding.
  109. Londa Joseph Michael, Multi-electronic device package.
  110. Londa Joseph Michael, Multi-electronic device package.
  111. Chiang, Cheng-Lien, Multichip semiconductor package device.
  112. Lin Paul T., Multiple chip module configuration to simplify testing process and reuse of known-good chip-size package (CSP).
  113. Slivon, George R., Multiple drawer cabinet allowing one drawer opened at a time.
  114. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  115. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Near chip size integrated circuit package.
  116. Chiang, Cheng-Lien, Optoelectronic semiconductor package device.
  117. Chu Edwin (Cupertino CA) Lai Hu-Kong (San Jose CA), Output mapping of die pad bonds in a ball grid array.
  118. Song Chi-Jung,KRX, Package body and semiconductor chip package using same.
  119. Karpman, Maurice S., Packaged microchip with isolator having selected modulus of elasticity.
  120. Karpman,Maurice S.; Hablutzel,Nicole; Farrell,Peter W.; Judy,Michael W.; Felton,Lawrence E.; Long,Lewis, Packaged microchip with premolded-type package.
  121. Nakano,Masahiro; Gunji,Katsuhiko; Oikawa,Yasunobu; Sato,Katsuo, Packaging substrate and manufacturing method thereof, integrated circuit device and manufacturing method thereof, and SAW device.
  122. Valluri, Viswanath; Fontecha, Edwin; Lee, Melissa Siow Lui, Packaging substrate comprising staggered vias.
  123. Vinciarelli, Patrizio; LaFleur, Michael B.; Fleming, Sean Timothy; Mutter, Rudolph F.; D'Amico, Andrew T., Panel-molded electronic assemblies.
  124. Glenn Thomas P. (Gilbert AZ) Holloway Roy D. (Sucat PHX), Plastic packaged integrated circuit with heat spreader.
  125. Vinciarelli, Patrizio, Power adapter packaging.
  126. Yoshikawa, Kazuhiro; Kariya, Takashi, Printed wiring board, method for manufacturing printed wiring board and package-on-package.
  127. Glenn Thomas P., RF shielded device.
  128. Ishikawa Osamu,JPX ; Maeda Masahiro,JPX, Radio frequency module and method for fabricating the radio frequency module.
  129. Ishikawa Osamu,JPX ; Maeda Masahiro,JPX, Radio frequency module and method for fabricating the radio frequency module.
  130. Ishikawa Osamu,JPX ; Maeda Masahiro,JPX, Radio frequency module with thermally and electrically coupled metal film on insulating substrate.
  131. Farooq Mukta Shaji ; Jackson Raymond Alan ; Ray Sudipta Kumar, Reworkability method for wirebond chips using high performance capacitor.
  132. Farooq Mukta Shaji ; Jackson Raymond Alan ; Ray Sudipta Kumar, Reworkability solution for wirebound chips using high performance capacitor.
  133. Chu Edwin (Cupertino CA) Lai Hu-Kong (San Jose CA), Semiconductor board providing high signal pin utilization.
  134. Khandros,Igor Y.; DiStefano,Thomas H., Semiconductor chip assemblies, methods of making same and components for same.
  135. Khandros,Igor Y.; Distefano,Thomas H., Semiconductor chip assemblies, methods of making same and components for same.
  136. Kang, Teck-Gyu; Wang, Wei-Shun; Sato, Hiroaki; Hashimoto, Kiyoaki; Nakadaira, Yoshikuni; Masuda, Norihito; Haba, Belgacem; Mohammed, Ilyas; Damberg, Philip, Semiconductor chip assembly and method for making same.
  137. Kang, Teck-Gyu; Wang, Wei-Shun; Sato, Hiroaki; Hashimoto, Kiyoaki; Nakadaira, Yoshikuni; Masuda, Norihito; Haba, Belgacem; Mohammed, Ilyas; Damberg, Philip, Semiconductor chip assembly and method for making same.
  138. Igor Y. Khandros ; Thomas H. DiStefano, Semiconductor chip assembly with anisotropic conductive adhesive connections.
  139. Khandros Igor Y. ; Distefano Thomas H., Semiconductor chip package with center contacts.
  140. Kenji Miyajima JP, Semiconductor device and manufacturing method thereof.
  141. Nosaka, Keiji; Aiba, Yoshitaka, Semiconductor device and method for fabricating the same.
  142. Nakamura Hirofumi,JPX, Semiconductor device and method for manufacturing the same.
  143. Nakamura Hirofumi,JPX, Semiconductor device and method for manufacturing the same.
  144. Sono Michio,JPX ; Takenaka Masashi,JPX ; Yoshimoto Masanori,JPX ; Aoki Tsuyoshi,JPX ; Yamaguchi Ichiro,JPX ; Otake Koki,JPX, Semiconductor device and method of forming the device.
  145. Oota, Riyouichi; Hirano, Tsugihiko; Fujisawa, Atsushi; Konno, Takafumi, Semiconductor device and method of manufacturing the same.
  146. Shigeru Yamada JP, Semiconductor device having interconnected external electrode pads and wire bonding pads.
  147. Moriyama Yoshifumi,JPX, Semiconductor device package having end-face halved through-holes and inside-area through-holes.
  148. Tsunoda, Shigeharu; Saeki, Junichi; Yoshida, Isamu; Ooji, Kazuya; Honda, Michiharu; Kitano, Makoto; Yoneda, Nae; Eguchi, Shuji; Nishi, Kunihiko; Anjoh, Ichiro; Otsuka, Kenichi, Semiconductor devices and methods of making the devices.
  149. Yilmaz, Hamza; Sapp, Steven; Wang, Qi; Li, Minhua; Murphy, James J.; Diroll, John Robert, Semiconductor die packages using thin dies and metal substrates.
  150. DiCaprio, Vincent; Kaskoun, Kenneth, Semiconductor memory card.
  151. DiCaprio, Vincent; Kaskoun, Kenneth, Semiconductor memory cards and method of making same.
  152. Krimmer, Gerald, Semiconductor package.
  153. Shin,Won Sun; Chun,Do Sung; Lee,Sang Ho; Lee,Seon Goo; DiCaprio,Vincent, Semiconductor package and method for fabricating the same.
  154. Shin,Won Sun; Lee,Seon Goo; Chun,Do Sung; Jang,Tae Hoan; DiCaprio,Vincent, Semiconductor package and method for fabricating the same.
  155. Chiang, Cheng-Lien, Semiconductor package device.
  156. Chiang,Cheng Lien, Semiconductor package device that includes a conductive trace with a routing line, a terminal and a lead.
  157. Chiang,Cheng Lien, Semiconductor package device that includes an insulative housing with a protruding peripheral portion.
  158. Scanlan, Christopher M.; Berry, Christopher J., Semiconductor package in package.
  159. Scanlan, Christopher M.; Berry, Christopher J., Semiconductor package in package.
  160. Chi-Jung Song KR, Semiconductor substrate and land grid array semiconductor package using same.
  161. Song, Chi-Jung, Semiconductor substrate and land grid array semiconductor package using same and fabrication methods thereof.
  162. Manteghi Kamran, SiO2 wire bond insulation in semiconductor assemblies.
  163. McMillan John R. ; Maslakow William H. ; Abelanet Marc A., Socket assembly for integrated circuit chip carrier package.
  164. Lamourelle Fran.cedilla.ois,FRX, Solder ball array package and a method of encapsulation.
  165. Acocella John (Hopewell Junction NY) Banks Donald Ray (Eau Claire WI) Benenati Joseph Angelo (Hopewell Junction NY) Caulfield Thomas (Croton Fall NY) Corbin ; Jr. John Saunders (Austin TX) Hoebener K, Solder ball connections and assembly process.
  166. Acocella John (Hopewell Junction NY) Banks Donald R. (Pflugerville TX) Benenati Joseph A. (Hopewell Junction NY) Caulfield Thomas (Croton Fall NY) Hoebener Karl G. (Georgetown TX) Watson David P. (Be, Solder ball interconnected assembly.
  167. Glenn Thomas P. ; Hollaway Roy D.,PHX ; Panczak Anthony E., Solder ball joint.
  168. Dozier ; II Thomas H. ; Khandros Igor Y., Solder preforms.
  169. Moden, Walter L.; Corisis, David J.; Mess, Leonard E.; Kinsman, Larry D., Stackable ceramic FBGA for high thermal applications.
  170. Shin,WonSun; Chun,DoSung; Lee,SangHo; Lee,SeonGoo; DiCaprio,Vincent, Stackable semiconductor package having semiconductor chip within central through hole of substrate.
  171. Igor Y. Khandros ; Thomas H. DiStefano, Stacked chip assembly.
  172. Zhang, Xin; Judy, Michael W.; Molnar, George M.; Needham, Christopher; Jia, Kemiao, Stress isolation platform for MEMS devices.
  173. Zhang, Xin; Judy, Michael; Chau, Kevin H. L.; Kuan, Nelson; Spooner, Timothy; Paydenkar, Chetan; Farrell, Peter, Stress mitigation in packaged microchips.
  174. Sung Kwon Kang ; Sampath Purushothaman, Structure employing electrically conductive adhesives.
  175. Matsumoto, Masahiro; Suzuki, Seikou; Miki, Masayuki, Structure for mounting components.
  176. Call Anson J. ; DeLaurentis Stephen Anthony ; Farooq Shaji ; Kang Sung Kwon ; Purushothaman Sampath ; Stalter Kathleen Ann, Structure, materials, and applications of ball grid array interconnections.
  177. Call Anson J. ; DeLaurentis Stephen Anthony ; Farooq Shaji ; Kang Sung Kwon ; Purushothaman Sampath ; Stalter Kathleen Ann, Structure, materials, and methods for socketable ball grid.
  178. Call Anson J. ; DeLaurentis Stephen Anthony ; Farooq Shaji ; Kang Sung Kwon ; Purushothaman Sampath ; Stalter Kathleen Ann, Structure, materials, and methods for socketable ball grid.
  179. Thomas P. Glenn, Surface acoustical wave flip chip.
  180. Masahiro Matsumoto JP; Seikou Suzuki JP; Masayuki Miki JP, Surface mount type package unit.
  181. Li, Che-Yu; Fan, Zhineng; Van, Linh, Test and burn-in connector.
  182. Li, Che-Yu; Fan, Zhineng; Van, Linh, Test and burn-in connector.
  183. McMillan John R. (Southlake TX) Maslakow William H. (Lewisville TX) Castro Abram M. (Fort Worth TX), Thermally enhanced chip carrier package.
  184. Chia Chok J. ; Lim Seng-Sooi ; Low Owai H., Thermally enhanced tape ball grid array package.
  185. Chiang,Cheng Lien, Three-dimensional stacked semiconductor package device with bent and flat leads and method of making same.
  186. Minervini, Anthony D., Top port multi-part surface mount MEMS microphone.
  187. Minervini, Anthony D., Top port multi-part surface mount silicon condenser microphone.
  188. Minervini, Anthony D., Top port multi-part surface mount silicon condenser microphone.
  189. Minervini, Anthony D., Top port multi-part surface mount silicon condenser microphone.
  190. Minervini, Anthony D., Top port surface mount MEMS microphone.
  191. Minervini, Anthony D., Top port surface mount MEMS microphone.
  192. Weber Patrick O. (San Jose CA) Brueggeman Michael A. (Mountain View CA), Transfer modlded electronic package having a passage means.
  193. Kinzer, Daniel M.; Arzumanyan, Aram; Sammon, Tim, Vertical conduction flip-chip device with bump contacts on single surface.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로