$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor integrated circuit device, method for producing the same, and ion implanter for use in the method 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/265
출원번호 US-0921988 (1992-08-03)
우선권정보 JP-0059100 (1990-03-09); JP-0271707 (1990-10-09)
발명자 / 주소
  • Kamata Tadashi (3-12-10-406
  • Minami-cho Kokubunji-shi
  • Tokyo JPX) Honda Mitsuharu (250
  • Hitachi-wakakusaryo
  • 657-5 Nogami
  • Ohme-shi
  • Tokyo JPX) Sugiura Jun (1-22-16
  • Kichijojihigashi-cho Musas
인용정보 피인용 횟수 : 44  인용 특허 : 0

초록

The present invention relates to an ion implantation process in a wafer process for a semiconductor integrated circuit device. Particularly, according to the present invention, a shallow junction can be formed by performing the implantation of ion while holding a wafer to be processed at a low tempe

대표청구항

An ion implantation method for implanting a desired ion into a wafer to be processed, the wafer being in an ion implantation chamber, wherein the wafer is at a temperature of at most 0°C. during the implanting of the desired ion, wherein the wafer is cooled during the implanting using a cooling devi

이 특허를 인용한 특허 (44)

  1. Erokhin,Yuri; Blake,Julian G., Active wafer cooling during damage engineering implant to enhance buried oxide formation in SIMOX wafers.
  2. Nakamura,Seiichi; Nishihata,Hideki; Kasamatsu,Riyuusuke; Tsubuku,Kazunori; Bando,Akira; Tsumaki,Nobuo; Watanabe,Tomoji; Mera,Kazuo; Hayashi,Tsuneo; Kurosawa,Yoichi, Apparatus for manufacturing semiconductor substrates.
  3. Mito, Hiroaki; Sasada, Katsuhiro; Kato, Kazuo; Kudo, Tomohiro; Saeki, Tomonori; Yahagi, Yasuo; Kobayashi, Masayuki, Charged particle beam apparatus.
  4. Kawaguchi, Michihiro; Akeno, Kiminobu; Kagawa, Yoshinori; Asami, Yu; Yamaguchi, Keisuke, Charged particle beam drawing apparatus and charged particle beam drawing method.
  5. Blake, Julian G.; Murphy, Paul J., Cooled cleaving implant.
  6. Ramappa, Deepak; Rodier, Dennis, Dark currents and reducing defects in image sensors and photovoltaic junctions.
  7. Higgs, Victor, Detection method and apparatus metal particulates on semiconductors.
  8. Wendell Dennis L., Efficient on-pitch scannable sense amplifier.
  9. Motoi, Taiko; Ueno, Rie, Information acquisition apparatus, cross section evaluating apparatus, cross section evaluating method, and cross section working apparatus.
  10. Leavitt, William H; Smick, Theodore H; Gillespie, Joseph Daniel; Park, William H; Eide, Paul; Arnold, Drew; Ryding, Geoffrey, Ion implantation apparatus.
  11. Smick, Theodore H.; Gillespie, Joseph Daniel, Ion implantation apparatus.
  12. Kabasawa, Mitsuaki, Ion implantation apparatus and ion implantation method.
  13. Li,Chen Chung; Weng,Jui Chun; Wang,Chi Chieh; Kao,Tai Kun, Ion implanter and method of preventing undesirable ions from implanting a target wafer.
  14. Yamazaki, Shunpei; Takayama, Toru; Akiba, Mai, Light emitting device having an organic light emitting diode that emits white light.
  15. Walther, Steven R.; Persing, Harold M., Local pressure sensing in a plasma processing system.
  16. Chuang, Ming-Yeh, Low temperature implant scheme to improve BJT current gain.
  17. Hatem, Christopher R.; Colombeau, Benjamin, Low temperature ion implantation.
  18. Frye, Asa; Lavoie, Christian; Ozcan, Ahmet S.; Wall, Donald R., Low temperature ion implantation for improved silicide contacts.
  19. Pollock, John D.; Wan, Zhimin; Collart, Erik, Method for low temperature ion implantation.
  20. Pollock, John D.; Wan, Zhimin; Collart, Erik, Method for low temperature ion implantation.
  21. Pollock, John D.; Wan, Zhimin; Collart, Erik, Method for low temperature ion implantation.
  22. Kimura Hideki (Kanagawa JPX), Method for making a semiconductor device.
  23. Lin,Chun Te; Yang,Chih Sheng; Lee,Hong Zhi; Chen,Ta Te, Method for monitoring an ion implanter.
  24. Yamazaki Shunpei,JPX ; Kusumoto Naoto,JPX ; Ohnuma Hideto,JPX ; Takemura Yasuhiko,JPX ; Tanaka Koichiro,JPX, Method of doping crystalline silicon film.
  25. Shimomura, Akihisa; Nakamura, Osamu; Arao, Tatsuya; Miyairi, Hidekazu; Isobe, Atsuo; Takano, Tamae; Inoue, Kouki, Method of manufacturing a semiconductor device.
  26. Shimomura,Akihisa; Nakamura,Osamu; Arao,Tatsuya; Miyairi,Hidekazu; Isobe,Atsuo; Takano,Tamae; Inoue,Kouki, Method of manufacturing a semiconductor device.
  27. Ohnuma,Hideto, Method of manufacturing semiconductor device.
  28. Ohnuma,Hideto, Method of manufacturing semiconductor device.
  29. Ogasawara Takao,JPX ; Uemoto Tsutomu,JPX, Method of manufacturing thin film transistor.
  30. Noguchi Takatoshi,JPX ; Kiritani Norihiko,JPX, Method of producing semiconductor device.
  31. Hirose, Ryo; Okuyama, Ryosuke; Kurita, Kazunari, Method of producing semiconductor epitaxial wafer and method of producing solid-state image sensor.
  32. Yamada, Yoshiaki; Yokoyama, Takashi, Ohmic contact plug having an improved crack free TiN barrier metal in a contact hole and method of forming the same.
  33. Hatem, Christopher R.; Colombeau, Benjamin; Thanigaivelan, Thirumal; Shim, Kyu-Ha; Rodier, Dennis, Optimized halo or pocket cold implants.
  34. Hummel,Steven G.; Walker,Tom, Photoluminescence imaging with preferential detection of photoluminescence signals emitted from a specified material layer of a wafer or other workpiece.
  35. Cha, Jae-Chun; Jin, Seung-Woo; Lee, An-Bae; Jang, Il-Sik, Semiconductor device and method for fabricating the same.
  36. Soendker, Erich H.; Hertel, Thomas A.; Saldivar, Horacio, Semiconductor device having an inorganic coating layer applied over a junction termination extension.
  37. Borichevsky, Steven C., Semiconductor process pumping arrangements.
  38. Vassili Kitch, Structure and method for controlling copper diffusion and for utilizing low K materials for copper interconnects in integrated circuit structures.
  39. Arevalo, Edwin A.; Hatem, Christopher R.; Renau, Anthony; England, Jonathan Gerald, Techniques for forming shallow junctions.
  40. Moslehi Mehrdad M., Thermally conductive chuck for vacuum processor.
  41. Moslehi, Mehrdad M., Thermally conductive chuck for vacuum processor.
  42. Mehrdad M. Moslehi, Thermally conductive chuck with thermally separated sealing structures.
  43. Hatem, Christopher R.; Godet, Ludovic, USJ techniques with helium-treated substrates.
  44. Yamazaki, Shunpei; Takayama, Toru; Akiba, Mai, White light emitting device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로