[특허]Synchronous communications scheduler allowing transient computing overloads using a request buffer

Synchronous communications scheduler allowing transient computing overloads using a request buffer 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G06F-013/372 G06F-013/24
출원번호	US-0908621 (1992-06-29)
우선권정보	EP-0480129 (1989-08-24)
발명자 / 주소	Bigo Firmin (Cagnes-sur-Mer FRX) Spagnol Victor (Cagnes-sur-Mer FRX)
출원인 / 주소	International Business Machines Corp. (Armonk NY 02)
인용정보	피인용 횟수 : 63 인용 특허 : 0

초록 ▼

Fast scheduling mechanism of tasks to be performed in a communication system, like a modem, and the scheduler for implementing the mechanism. The communication system receives, synchronously to a rate determined by a high priority program, data to be processed by the tasks of a lower priority main program. Instead of scheduling the tasks immediately upon requests generated by an interrupt program, said tasks are scheduled with a controled delay relatively to their corresponding requests. Thus, free processing windows are created for execution of asynchronous tasks or synchronous transient overloads. Overall, more synchronous and asynchronous tasks can be performed without increasing processing power.

대표청구항 ▼

In a communication system modem receiving data synchronously at a rate determined by a clock signal under control of a first, high priority computer program, said data being processed by a processor executing communication oriented tasks of a second computer program which generates resulting data for output synchronously with said clock signal by said communication system, said second computer program also comprising control tasks and having a lower priority than said first computer program, a computer implemented program execution scheduling process for scheduling processing and completion of said tasks of said second computer program in synchronism with said rate determined by said clock signal controlled by said first high priority computer program, including the steps of: buffering in a data buffering means, sets of data bits received during a predetermined number of successive periods of said clock signal; generating and storing sequential processing requests in a request buffering means when said sets of data bits have been buffered; receiving and storing the sequential data processing requests generated by said first computer program, in said buffering means, said request buffering means comprising a number of successive storage locations, said number being higher than a number of sequential processing requests arbitrarily chosen to predetermine the threshold delay period; scanning and reading the contents of said request buffering means to determine whether said request buffering means contains a number of said requests in its said successive storage locations which said number is higher or equal to said arbitrarily chosen number predetermining the threshold, and if said determination is true, generating an overrun condition signal, and if false, determining the next said sequential processing request to be processed; and starting the executing of communication oriented tasks operating on said sets of data bits buffered in said buffering means and resetting said stored sequential processing request corresponding to said task so that each said task is executed within a delay period relative to said corresponding processing request, thereby creating free processing windows of time for the executing of other tasks of said second program, said delay period being less than a predetermined threshold delay period so that no more than a predetermined number of said stored sequential processing requests may be pending and active at one time.

이 특허를 인용한 특허 (63)

Ramchandran, Amit, Adaptable datapath for a digital processing system.
상세보기
Ramchandran, Amit, Adaptable datapath for a digital processing system.
상세보기
Ramchandran, Amit, Adaptable datapath for a digital processing system.
상세보기
Ramchandran, Amit, Adaptable datapath for a digital processing system.
상세보기
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
상세보기
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
상세보기
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
상세보기
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
상세보기
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
상세보기
Acharya,Swarup; Muthukrishnan,Shanmugavelayut; Sundaram,Ganapathy, Adaptive scheduling of data delivery in a central server.
상세보기
Brown, Derrick; Blair, Roger; Finch, Steven; Wolbers, Igor; Taylor, Gerald; Cherkasov, Aleksey, Agency management system and content management system integration.
상세보기
Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
상세보기
Bryant, Victor; Poluektov, Igor, Apparatus, method and article to manage electronic or digital documents in a networked environment.
상세보기
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
상세보기
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
상세보기
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
상세보기
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
상세보기
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
상세보기
Garrison, Sara; Sinyagin, Aleksey, Automated customized web portal template generation systems and methods.
상세보기
Alvarez, Raul, Bit level comparator systems and methods.
상세보기
Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
상세보기
Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
상세보기
Iwanojko, Bohdan T.; Perycz, Krzysztof S.; Kami?ski, Adam; Przekop, Zbigniew, Configuration parameter sequencing and sequencer.
상세보기
Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
상세보기
Michael Frank ; John Raymond Wiseman, Data bus bandwidth allocation apparatus and method.
상세보기
Furtek, Frederick Curtis; Master, Paul L., External memory controller.
상세보기
Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
상세보기
Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
상세보기
Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
상세보기
Scheuermann,Walter James, Hardware implementation of the secure hash standard.
상세보기
Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
상세보기
Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
상세보기
Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
상세보기
Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
상세보기
Picart Catherine,FRX, Information processing system wherein processing tasks are prioritized and performed in order of priority.
상세보기
Sinyagin, Aleksey; Vinall, Justin P.; Wang, Fang, Integration testing method and system for web services.
상세보기
Easton, Janet R.; Kubala, Jeffrey P.; Schmidt, Donald W., Intelligent interrupt with hypervisor collaboration.
상세보기
Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
상세보기
Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
상세보기
Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
상세보기
Jian Yang ; Venkatraman Gopal Krishnan, Method and apparatus for tolerating scheduling latency and achieving time alignment for transmit and receive signals in high-speed modems implemented on host processors.
상세보기
Master, Paul L., Method and system for achieving individualized protected space in an operating system.
상세보기
Master, Paul L., Method and system for creating and programming an adaptive computing engine.
상세보기
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
상세보기
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
상세보기
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
상세보기
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
상세보기
Eickemeyer Richard James ; Johnson Ross Evan ; Kossman Harold F. ; Kunkel Steven Raymond ; Mullins Timothy John ; Rose James Allen, Method and system for multi-thread switching only when a cache miss occurs at a second or higher level.
상세보기
Scheuermann, W. James, Method and system for reconfigurable channel coding.
상세보기
Scheuermann, W. James, Method and system for reconfigurable channel coding.
상세보기
Scheuermann, W. James, Method and system for reconfigurable channel coding.
상세보기
Scheuermann, W. James, Method and system for reconfigurable channel coding.
상세보기
Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
상세보기
Askins, Timothy M.; MacCracken, Ronald A.; Fox, Randy J.; Ohlund, Kent O. I., Multi-threaded frame safe synchronization of a simulation.
상세보기
Anderson, David Martin; Zhang, Yi, Overlaying images in automated insurance policy form generation.
상세보기
McDowell, Kevin R., Performance testing of web application components using image differentiation.
상세보기
Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
상세보기
Askins, Timothy M.; MacCracken, Ronald A., Simulation program having generic attribute access schema.
상세보기
Master,Paul L.; Watson,John, Storage and delivery of device features.
상세보기
Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
상세보기
Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
상세보기
Tedder, Doug; Corriveau, Paul; Kushiner, John, Systems, methods and articles for template based generation of markup documents to access back office systems.
상세보기
Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Synchronous communications scheduler allowing transient computing overloads using a request buffer 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (63)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Synchronous communications scheduler allowing transient computing overloads using a request buffer 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (63)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트