$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Synchronous communications scheduler allowing transient computing overloads using a request buffer

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-013/372    G06F-013/24   
미국특허분류(USC) 395/650 ; 364/271 ; 364/2715 ; 364/2813
출원번호 US-0908621 (1992-06-29)
우선권정보 EP-0480129 (1989-08-24)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 63  인용 특허 : 0
초록

Fast scheduling mechanism of tasks to be performed in a communication system, like a modem, and the scheduler for implementing the mechanism. The communication system receives, synchronously to a rate determined by a high priority program, data to be processed by the tasks of a lower priority main program. Instead of scheduling the tasks immediately upon requests generated by an interrupt program, said tasks are scheduled with a controled delay relatively to their corresponding requests. Thus, free processing windows are created for execution of asynchro...

대표
청구항

In a communication system modem receiving data synchronously at a rate determined by a clock signal under control of a first, high priority computer program, said data being processed by a processor executing communication oriented tasks of a second computer program which generates resulting data for output synchronously with said clock signal by said communication system, said second computer program also comprising control tasks and having a lower priority than said first computer program, a computer implemented program execution scheduling process for...

이 특허를 인용한 특허 피인용횟수: 63

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  10. Acharya,Swarup; Muthukrishnan,Shanmugavelayut; Sundaram,Ganapathy. Adaptive scheduling of data delivery in a central server. USP2006067058946.
  11. Brown, Derrick; Blair, Roger; Finch, Steven; Wolbers, Igor; Taylor, Gerald; Cherkasov, Aleksey. Agency management system and content management system integration. USP2016079384198.
  12. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  13. Bryant, Victor; Poluektov, Igor. Apparatus, method and article to manage electronic or digital documents in a networked environment. USP2015069063932.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  19. Garrison, Sara; Sinyagin, Aleksey. Automated customized web portal template generation systems and methods. USP2017089747556.
  20. Alvarez, Raul. Bit level comparator systems and methods. USP2016119507814.
  21. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  22. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  23. Iwanojko, Bohdan T.; Perycz, Krzysztof S.; Kami?ski, Adam; Przekop, Zbigniew. Configuration parameter sequencing and sequencer. USP2005056901580.
  24. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  25. Michael Frank ; John Raymond Wiseman. Data bus bandwidth allocation apparatus and method. USP2002126499072.
  26. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  27. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  28. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  29. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  30. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  31. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  32. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  33. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  34. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  35. Picart Catherine,FRX. Information processing system wherein processing tasks are prioritized and performed in order of priority. USP1998045745736.
  36. Sinyagin, Aleksey; Vinall, Justin P.; Wang, Fang. Integration testing method and system for web services. USP2016069367435.
  37. Easton, Janet R.; Kubala, Jeffrey P.; Schmidt, Donald W.. Intelligent interrupt with hypervisor collaboration. USP2005046880021.
  38. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  39. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  40. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  41. Jian Yang ; Venkatraman Gopal Krishnan. Method and apparatus for tolerating scheduling latency and achieving time alignment for transmit and receive signals in high-speed modems implemented on host processors. USP2002076425091.
  42. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  43. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  44. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  45. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  46. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  47. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  48. Eickemeyer Richard James ; Johnson Ross Evan ; Kossman Harold F. ; Kunkel Steven Raymond ; Mullins Timothy John ; Rose James Allen. Method and system for multi-thread switching only when a cache miss occurs at a second or higher level. USP2000046049867.
  49. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  50. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  51. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  52. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  53. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  54. Askins, Timothy M.; MacCracken, Ronald A.; Fox, Randy J.; Ohlund, Kent O. I.. Multi-threaded frame safe synchronization of a simulation. USP2005096944583.
  55. Anderson, David Martin; Zhang, Yi. Overlaying images in automated insurance policy form generation. USP2014058731973.
  56. McDowell, Kevin R.. Performance testing of web application components using image differentiation. USP2017039600400.
  57. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  58. Askins, Timothy M.; MacCracken, Ronald A.. Simulation program having generic attribute access schema. USP2004046721696.
  59. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  60. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  61. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  62. Tedder, Doug; Corriveau, Paul; Kushiner, John. Systems, methods and articles for template based generation of markup documents to access back office systems. USP2014048700682.
  63. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.