$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Pre-stressed laminated lid for electronic circuit package 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/02
출원번호 US-0695447 (1991-05-03)
발명자 / 주소
  • Kovacs Alan L. (Long Beach CA) Johnson Gary W. (Irvine CA) Vitriol William A. (Anaheim CA) Shock
  • Jr. Clifford L. (San Luis Obispo CA)
출원인 / 주소
  • Hughes Aircraft Company (Los Angeles CA 02)
인용정보 피인용 횟수 : 42  인용 특허 : 0

초록

A lid (2) for an electronic circuit housing (4) has inner (24) and outer (22) laminated layers that are formed from two different materials, joined to each other and bowed outward from the housing (4) so that the inner layer (24) is under tensile bending stress at the interface between the layers, a

대표청구항

A lid for an electronic circuit housing, comprising: inner and outer laminated layers shaped as a lid for an electronic circuit housing, said layers being formed from two different materials, joined to each other to inhibit relative sideways slippage between the layers, and bowed outward with respec

이 특허를 인용한 특허 (42)

  1. Kitamura, Yukihiro; Takahashi, Takayuki; Ohta, Mitsuru; Ogawa, Yuji, Ceramic circuit board and power module.
  2. Suzuki, Toshio; Kanayama, Masami; Hattori, Akiyoshi; Kitou, Masanori, Ceramic package with brazing material near seal member.
  3. Suzuki, Toshio; Kanayama, Masami; Hattori, Akiyoshi; Kitou, Masanori, Ceramic package with brazing material near seal member.
  4. Hirai, Takami; Yano, Shinsuke; Nanataki, Tsutomu; Yamaguchi, Hirofumi, Circuit board for peripheral circuits of high-capacity modules, and a high-capacity module including a peripheral circuit using the circuit board.
  5. Floyd, Philip D.; Arbuckle, Brian W., Device having patterned spacers for backplates and method of making the same.
  6. Hoffman Paul R. ; Popplewell James M. ; Braden Jeffrey S., Edge connectable metal package.
  7. Tsujino, Mahiro; Kawazu, Yoshiki, Electronic component housing package and electronic apparatus.
  8. Kawazu, Yoshiki, Element-accommodating package and mounting structure.
  9. Baillin, Xavier; Diem, Bernard; Polizzi, Jean-Philippe; Rouzaud, Andre, Encapsulation structure including a mechanically reinforced cap and with a getter effect.
  10. Bivona Kevin G. ; Coffin Jeffrey T. ; Drofitz ; Jr. Stephen S. ; Goldmann Lewis S. ; Interrante Mario J. ; Iruvanti Sushumna ; Sherif Raed A., Hermetic CBGA/CCGA structure with thermal paste cooling.
  11. Tanaka, Tsuyoshi; Yamamoto, Masaharu, Hermetic sealing cap, electronic component accommodation package, and method for producing hermetic sealing cap.
  12. Krause, Jens; Heimann, Thomas, Hermetically sealed housing.
  13. Takagi, Kazutaka, High frequency package device with internal space having a resonant frequency offset from frequency used.
  14. Evans, Robert D.; Bronson, David, Hydrogen diffusion hybrid port and method of forming.
  15. Evans,Robert D.; Bronson,David, Hydrogen diffusion hybrid port and method of making.
  16. Dunaway, Thomas J.; Spielberger, Richard K., IC package lid for dose enhancement protection.
  17. Hamilton, Douglas Campbell; Smith, Jerry Wayne; Stahlman, Larry Earl; Mizushima, Kiyoshi; Hujimoto, Hisakazu; Aoki, Makoto, Large area alumina ceramic heater.
  18. Hamilton,Douglas Campbell; Smith,Jerry Wayne; Stahlman,Larry Earl; Mizushima,Kiyoshi; Hujimoto,Hisakazu; Aoki,Makoto, Large area alumina ceramic heater.
  19. Bita, Ion; Hong, John H.; Alam, Khurshid S., Light-based sealing and device packaging.
  20. Natarajan, Bangalore R.; Ganti, Surya, MEMS devices and processes for packaging such devices.
  21. Christopher F. Gallmeyer ; Larry G. Waterfield, Method and apparatus for controlling a piezoelectric device.
  22. Palmateer, Lauren; Cummings, William J.; Gally, Brian; Miles, Mark; Sampsell, Jeffrey B.; Chui, Clarence; Kothari, Manish, Method and device for packaging a substrate.
  23. Palmateer, Lauren; Cummings, William J.; Gally, Brian; Miles, Mark; Sampsell, Jeffrey B.; Chui, Clarence; Kothari, Manish, Method and device for packaging a substrate.
  24. Tyger, Karen, Method and device for providing electronic circuitry on a backplate.
  25. Tyger, Karen, Method and device for providing electronic circuitry on a backplate.
  26. Miles, Mark W.; Sampsell, Jeffrey B., Method and system for packaging a MEMS device.
  27. Miles, Mark W.; Sampsell, Jeffrey B., Method and system for packaging a MEMS device.
  28. Gally, Brian J.; Cummings, William J.; Palmateer, Lauren; Floyd, Philip D.; Chui, Clarence, Method and system for packaging a display.
  29. Hamilton, Douglas Campbell; Smith, Jerry Wayne; Stahlman, Larry Earl; Mizushima, Kiyoshi; Hujimoto, Hisakazu; Aoki, Makoto, Method for forming a ceramic laminate.
  30. Tsai, Hsiung-Kuang, Optical interference display panel.
  31. Tsai,Hsiung Kuang, Optical interference display panel.
  32. Lin, Wen Jian; Arbuckle, Brian; Gally, Brian; Floyd, Philip; Palmateer, Lauren, Optical interference display panel and manufacturing method thereof.
  33. Lin, Wen-Jian; Arbuckle, Brian; Gally, Brian; Floyd, Philip; Palmateer, Lauren, Optical interference display panel and manufacturing method thereof.
  34. Hori, Motohito; Ikeda, Yoshinari, Power semiconductor module and composite module.
  35. Jin, Gil Ju; Park, Jung Lim; Kim, Jae Yk, Printed circuit board and probe therewith.
  36. Jin, Gil Ju; Park, Jung Lim; Kim, Jae Yk, Printed circuit board and probe therewith.
  37. Okada, Takahiro; Murata, Hideaki, Semiconductor device package.
  38. Huang, Chien-Ping, Semiconductor package which has no resinous flash formed on lead frame and method for manufacturing the same.
  39. Palmateer, Lauren; Cummings, William J.; Gally, Brian; Chui, Clarence, System and method for protecting micro-structure of display array using spacers in gap within display device.
  40. Gally,Brian; Palmateer,Lauren; Cummings,William J., System and method for protecting microelectromechanical systems array using back-plate with non-flat portion.
  41. Gally,Brian; Palmateer,Lauren; Cummings,William J., System and method for protecting microelectromechanical systems array using structurally reinforced back-plate.
  42. Sampsell,Jeffrey B., System and method of providing a regenerating protective coating in a MEMS device.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로