$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Aluminum metallization method 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/441
출원번호 US-0848123 (1992-03-09)
우선권정보 JP-0067997 (1991-03-07)
발명자 / 주소
  • Sugano Yukiyasu (Kanagawa JPX) Minegishi Shinji (Kanagawa JPX) Koyama Kazuhide (Kanagawa JPX) Sumi Hirofumi (Kanagawa JPX)
출원인 / 주소
  • Sony Corporation (Tokyo JPX 03)
인용정보 피인용 횟수 : 40  인용 특허 : 0

초록

A metallization method for improving wettability and reactivity of a titanium (Ti) based barrier metal layer with respect to an aluminum (Al) based material and simultaneously achieving high barrier properties and superior step coverage, is proposed. An operation of increasing the crystal grain size

대표청구항

A metallization method comprising the steps of coating at least the bottom and the sidewall of a connecting hole opened in an insulating film on a substrate with a barrier metal layer system including a Ti-based material layer, and then forming an Al-based material layer for filling at least said co

이 특허를 인용한 특허 (40)

  1. Taguchi Mitsuru,JPX ; Koyama Kazuhide,JPX, Aluminum metallization by a barrier metal process.
  2. Xu Zheng ; Forster John ; Yao Tse-Yong, Apparatus for filling apertures in a film layer on a semiconductor substrate.
  3. DeHaven, Patrick W.; Engel, Brett H.; Ferrer, Domingo A.; Vijayakumar, Arun; Wong, Keith Kwong Hon, Automatic capacitance tuning for robust middle of the line contact and silicide applications.
  4. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Copper barrier reflow process employing high speed optical annealing.
  5. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Copper conductor annealing process employing high speed optical annealing with a low temperature-deposited optical absorber layer.
  6. Ballantine Arne W. ; Ellis-Monaghan John J. ; Furukawa Toshiharu ; Miller Glenn R. ; Slinkman James A., DC electric field assisted anneal.
  7. Ballantine, Arne W.; Ellis-Monaghan, John J.; Furukawa, Toshihura; Gilbert, Jeffrey D.; Miller, Glenn R.; Slinkman, James A., DC or AC electric field assisted anneal.
  8. Besser Paul R. ; Iacoponi John A. ; Alvis Roger, Deposition of a conductor in a via hole or trench.
  9. Hibino Satoshi,JPX, Filling connection hole with wiring material by using centrifugal force.
  10. Satoshi Hibino JP, Filling connection hole with wiring material by using centrifugal force.
  11. Xu Zheng ; Forster John ; Yao Tse-Yong ; Nulman Jaim ; Chen Fusen, Filling narrow apertures and forming interconnects with a metal utilizing a crystallographically oriented liner layer.
  12. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Low temperature plasma deposition process for carbon layer deposition.
  13. Desko, Jr.,John C.; Jones,Bailey R.; Lian,Sean; Molloy,Simon John; Ryan,Vivian, Metallization performance in electronic devices.
  14. Gittleman Bruce David ; Bui Vu, Method for depositing a low-resistivity titanium-oxynitride (TiON) film that provides for good texture of a subsequently deposited conductor layer.
  15. Fu Jianming ; Xu Zheng, Method for forming aluminum contacts.
  16. Kim Heon Do,KRX, Method for forming metal wiring of semiconductor devices.
  17. Xu Zheng ; Forster John ; Yao Tse-Yong, Method for low thermal budget metal filling and planarization of contacts vias and trenches.
  18. Shinohara Kenji (Kanagawa JPX), Method for manufacturing a semiconductor device with a metallic interconnection layer.
  19. Enomoto Yoshiyuki,JPX ; Sata Hiroshi,JPX, Method for producing via contacts in a semiconductor device.
  20. Aizawa Kazuo,JPX, Method of forming a void-free contact plug.
  21. Hibino Satoshi,JPX ; Yamaha Takahisa,JPX, Method of forming a wiring layer of a semiconductor device using reflow process.
  22. Sumi Hirofumi,JPX ; Yamane Chigusa,JPX, Method of forming an interconnect using thin films of Ti and TiN.
  23. Shih Hsueh-Hao,TWX ; Chiang Jing-Hua,TWX, Method of forming contact profile by improving TEOS/BPSG selectivity for manufacturing a semiconductor device.
  24. Liu Chung-Shi,TWX ; Shue Shau-Lin,TWX ; Yu Chen-Hua,TWX ; Chien Hung-Ju,TWX, Method of improving metal stack reliability.
  25. Dobson Christopher David,GBX, Method of removing surface oxides found on a titanium oxynitride layer using a nitrogen containing plasma.
  26. Dobson Christopher David,GBX ; Harris Mark Graeme Martin,GBX ; Buchanan Keith Edward,GBX, Methods of forming a barrier layer.
  27. Yamaguchi, Mayumi; Izumi, Konami; Shiraishi, Kojiro, Microstructure and manufacturing method thereof and microelectromechanical system.
  28. John A. Miller ; Andrew Simon ; Jill Slattery ; Cyprian E. Uzoh ; Yun-Yu Wang, Microstructure liner having improved adhesion.
  29. Tung Raymond Tzutse, Process for device fabrication in which a thin layer of cobalt silicide is formed.
  30. Fu Jianming ; Chen Fusen, Process for forming improved titanium-containing barrier layers.
  31. Fu Jianming ; Chen Fusen, Process for forming improved titanium-containing barrier layers.
  32. Besser Paul R. ; Tran Khanh Q., Process for in-situ deposition of a Ti/TiN/Ti aluminum underlayer.
  33. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Process for low temperature plasma deposition of an optical absorption layer and high speed optical annealing.
  34. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Semiconductor substrate process using a low temperature deposited carbon-containing hard mask.
  35. Ramaswamy,Kartik; Hanawa,Hiroji; Gallo,Biagio; Collins,Kenneth S.; Ma,Kai; Parihar,Vijay; Jennings,Dean; Mayur,Abhilash J.; Al Bayati,Amir; Nguyen,Andrew, Semiconductor substrate process using an optically writable carbon-containing mask.
  36. Preusse,Axel; Keil,Markus; Buchholtz,Wolfgang; Hetzer,Petra; Buchholtz,Elvira, Technique for forming interconnect structures with reduced electro and stress migration and/or resistivity.
  37. Fu Jianming ; Xu Zheng ; Chen Fusen, Titanium nitride barrier layers.
  38. Fu Jianming ; Xu Zheng ; Chen Fusen, Titanium nitride barrier layers.
  39. Ngan Kenny King-Tai ; Mosely Roderick C., Treatment of a titanium nitride layer to improve resistance to elevated temperatures.
  40. Lee Sang-in,KRX ; Ha Sun-ho,KRX, Wiring structure of semiconductor device and method for manufacturing the same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로