$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Plasma etching apparatus with conductive means for inhibiting arcing 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/00
출원번호 US-0819573 (1992-01-08)
발명자 / 주소
  • Lee Terrance Y. (Oakland CA) Redeker Fred C. (Fremont CA) Nitescu Petru N. (Fremont CA) Steger Robert J. (San Jose CA) Groechel David W. (Sunnyvale CA) Sherstinsky Semyon (San Francisco CA) Shendon M
출원인 / 주소
  • Applied Materials, Inc. (Santa Clara CA 02)
인용정보 피인용 횟수 : 56  인용 특허 : 0

초록

An improved plasma etching apparatus is disclosed for the plasma etching of semiconductor wafers. The improvement includes conductive means for inhibiting arcing from electrical charges accumulating on one or more non-conductive protective surfaces on members at rf potential within the apparatus, su

대표청구항

A method for plasma etching a semiconductor wafer without damaging said wafer by arcing from charge buildup on one or more insulation surfaces adjacent said wafer which comprises etching said wafer in a plasma etching apparatus having a plurality of conductive plug means for inhibiting arcing from e

이 특허를 인용한 특허 (56)

  1. Cheung, Jeff S.; Demos, Alexandros T., Apparatus and process for controlling the temperature of a substrate in a plasma reactor.
  2. Jeff S. Cheung ; Alexandros T. Demos, Apparatus and process for controlling the temperature of a substrate in a plasma reactor chamber.
  3. Lu Wen-Chuan,TWX ; Lu Chung-Chien,TWX ; Chou Chih-Houng,TWX ; Lin Gary,TWX, Apparatus for preventing plasma etching of a wafer clamp in semiconductor fabrication processes.
  4. Ashjaee,Jalal; Nagorski,Boguslaw; Basol,Bulent M.; Talieh,Homayoun; Uzoh,Cyprian, Apparatus for processing surface of workpiece with small electrodes and surface contacts.
  5. Ma, Shawming; Straube, Ralph H M, Conductive collar surrounding semiconductor workpiece in plasma chamber.
  6. Fischer, Andreas, Confined plasma with adjustable electrode area ratio.
  7. Thomas E. Wicker ; Alan M. Schoepp ; Robert A. Maraschin, Contamination controlling method and apparatus for a plasma processing chamber.
  8. Phan Tony T. ; Goodwin Tom J. ; Lowell John K., Device for reducing plasma etch damage and method for manufacturing same.
  9. Almgren Carl W., Electrode assembly for plasma reactor.
  10. Maraschin Robert ; Shufflebotham Paul Kevin ; Barnes Michael Scott, Electrostatic clamp with lip seal for clamping substrates.
  11. Yuan, Jie; Sun, Jennifer Y.; Duan, Renguan, Erosion resistance enhanced quartz used in plasma etch chamber.
  12. Tam Simon W. ; Sherstinsky Semyon ; Chang Mei ; Morrison Alan ; Sinha Ashok, Etch chamber.
  13. Tam Simon W. ; Sherstinsky Semyon ; Chang Mei ; Morrison Alan ; Sinha Ashok, Etch chamber.
  14. Dhindsa, Rajinder; Kadkhodayan, Bobby, Etch rate uniformity.
  15. Benzing, David W.; Kadkhodayan, Babak, Hollow anode plasma reactor and method.
  16. Benzing, David W.; Kadkhodayan, Babak, Hollow anode plasma reactor and method.
  17. McMillin, Brian; Sato, Arthur; Benjamin, Neil, Hybrid edge ring for plasma wafer processing.
  18. Ma, Ching-Hui; Chen, Chao-Cheng; Wu, Tsang-Jiuh; Yu, Hui-Chang; Tao, Hun-Jan, In-situ discharge to avoid arcing during plasma etch processes.
  19. Shan Hongching ; Lindley Roger ; Bjorkman Claes ; Qian Xue Yu ; Plavidal Richard ; Pu Bryan ; Ding Ji ; Li Zongyu ; Ke Kuang-Han ; Welch Michael, Magnetically-enhanced plasma chamber with non-uniform magnetic field.
  20. Basol, Bulent M., Method for controlling conductor deposition on predetermined portions of a wafer.
  21. Bedell, Stephen W.; Fogel, Keith E.; Hekmatshoartabari, Bahman; Lauro, Paul A.; Sadana, Devendra K.; Shahrjerdi, Davood, Method for facilitating crack initiation during controlled substrate spalling.
  22. Uwe Seidel DE; Rainer Braun DE, Method for preventing redeposition of etching products onto substrate surfaces during a tungsten re-etching process in the production of LSI circuits.
  23. Leiphart Shane P. ; Burton Randle D., Method for reducing surface charge on semiconducter wafers to prevent arcing during plasma deposition.
  24. Leiphart Shane P. ; Burton Randle D., Method for reducing surface charge on semiconductor wafers to prevent arcing during plasma deposition.
  25. Jalal Ashjaee ; Boguslaw A. Nagorski ; Bulent M. Basol ; Homayoun Talieh ; Cyprian Uzoh, Method of and apparatus for making electrical contact to wafer surface for full-face electroplating or electropolishing.
  26. Kenney, Mark D., Perimeter seal for backside cooling of substrates.
  27. Mayer, Steven T.; Drewery, John Stephen; Webb, Eric G., Photoresist-free metal deposition.
  28. Roderick Craig A. ; Grimard Dennis S., Plasma chamber support having an electrically coupled collar ring.
  29. Shamouil Shamouilian ; Jon M. McChesney ; Kwok Manus Wong ; Liang-Guo Wang ; Alexander M. Veytser ; Dennis S. Grimard, Plasma chamber support with coupled electrode.
  30. Lee Ray C.,TWX ; Ting Mu-Tsun,TWX ; Hsiao Jen-Hui,TWX ; Chen Troy,TWX, Plasma chamber wafer clamping ring with erosion resistive tips.
  31. Basol, Bulent M., Plating methods for low aspect ratio cavities.
  32. Masterson, Sean, Pre-clean chamber.
  33. Ishikawa Tetsuya ; Krishnaraj Padmanabhan ; Niazi Kaveh ; Hanawa Hiroji, Process kit.
  34. Rocha-Alvarez, Juan Carlos; Chen, Chen-An; Yieh, Ellie; Venkataraman, Shankar, Purge heater design and process development for the improvement of low k film properties.
  35. Tanaka Yoichiro (Narita JPX) Taoka Megumi (Narita JPX) Cohen Barney (Santa Clara CA), R.F. plasma reactor with larger-than-wafer pedestal conductor.
  36. Shamoun, Bassam, RF powered target for increasing deposition uniformity in sputtering systems.
  37. Brooks Daniel S. ; Chapman Phillip F. ; Cronin John E. ; Wistrom Richard E., Semiconductor and method of fabricating.
  38. Daniel S. Brooks ; Phillip F. Chapman ; John E. Cronin ; Richard E. Wistrom, Semiconductor and method of fabricating.
  39. Bosch, William Frederick, Semiconductor processing equipment having improved particle performance.
  40. Bosch, William Frederick, Semiconductor processing equipment having improved particle performance.
  41. Bosch, William Frederick; Dynan, Stephen Anthony; Shull, Marc David, Semiconductor processing equipment having improved particle performance.
  42. Wicker, Thomas E., Semiconductor processing equipment having improved process drift control.
  43. Wicker, Thomas E., Semiconductor processing equipment having improved process drift control.
  44. Kennedy William S. ; Maraschin Robert A. ; Wicker Thomas E., Semiconductor processing equipment having radiant heated ceramic liner.
  45. William S. Kennedy ; Robert A. Maraschin ; Jerome S. Hubacek, Semiconductor processing equipment having tiled ceramic liner.
  46. Marohl Dan A. ; Rosenstein Michael, Semiconductor wafer alignment member and clamp ring.
  47. Ke Kuang-Han ; Pu Bryan Y. ; Shan Hongching ; Wang James ; Fong Henry ; Li Zongyu ; Welch Michael D., Shield or ring surrounding semiconductor workpiece in plasma chamber.
  48. Ke, Kuang-Han; Pu, Bryan Y.; Shan, Hongching; Wang, James; Fong, Henry; Li, Zongyu; Welch, Michael D., Shield or ring surrounding semiconductor workpiece in plasma chamber.
  49. Bedell, Stephen W.; Fogel, Keith E.; Lauro, Paul A.; Sadana, Devendra K., Substrate holder assembly for controlled layer transfer.
  50. Semyon Sherstinsky ; Calvin Augason ; Leonel A. Zuniga ; Jun Zhao ; Talex Sajoto ; Leonid Selyutin ; Joseph Yudovsky ; Maitreyee Mahajani ; Steve G. Ghanayem ; Tai T. Ngo ; Arnold Kholodenk, Substrate support member for a processing chamber.
  51. Tong, Jose; Lenz, Eric H., Techniques for reducing arcing-related damage in a clamping ring of a plasma processing system.
  52. Tong,Jose; Lenz,Eric H., Techniques for reducing arcing-related damage in a clamping ring of a plasma processing system.
  53. Yao Tse-Yong ; Thompson Allen ; Ding Peijun ; Hong Richard, Use of tapered shadow clamp ring to provide improved physical vapor deposition system.
  54. Bichler, Hermann; Hanzlik, Reinhard; Fries, Stefan; Mueller, Frank; Wachinger, Heinrich, Wafer clamp assembly for holding a wafer during a deposition process.
  55. Theodore H. Smick ; Geoffrey Ryding ; Bernhard F. Cordts, III ; Robert S. Andrews, Wafer holder for simox processing.
  56. Arnold Kimberley J. ; Lewis John W. ; Pinto James N., Wafer lift assembly.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로