$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-045/00
출원번호 US-0747053 (1991-08-19)
발명자 / 주소
  • Ovshinsky Stanford R. (Bloomfield Hills MI) Czubatyj Wolodymyr (Warren MI) Ye Quiyi (Rochester MI) Strand David A. (West Bloomfield MI) Hudgens Stephen J. (Southfield MI)
출원인 / 주소
  • Energy Conversion Devices, Inc. (Troy MI 02)
인용정보 피인용 횟수 : 468  인용 특허 : 0

초록

A solid state, directly overwritable, electronic, non-volatile, high density, low cost, low energy, high speed, readily manufacturable, multibit single cell memory based upon phenomenologically novel electrical switching characteristics provided by a unique class of semiconductor materials in unique

대표청구항

An electrically operated, directly overwritable, multibit, single-cell memory element comprising: a volume of memory material defining a single cell memory element, said memory material constituting means for assuming a large dynamic range of electrical resistance values with the ability to be set d

이 특허를 인용한 특허 (468)

  1. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  2. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  3. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  4. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Addressable and electrically reversible memory switch.
  5. Lowrey, Tyler A.; Lee, Sean J.; Ho, Huei-Min, Adhesive material for programmable device.
  6. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  7. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  8. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  9. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  10. Chen, Philip S. H.; Hunks, William; Chen, Tianniu; Stender, Matthias; Xu, Chongying; Roeder, Jeffrey F.; Li, Weimin, Amorphous Ge/Te deposition process.
  11. Hunks, William; Chen, Tianniu; Xu, Chongying; Roeder, Jeffrey F.; Baum, Thomas H.; Stender, Matthias; Chen, Philip S. H.; Stauf, Gregory T.; Hendrix, Bryan C., Antimony and germanium complexes useful for CVD/ALD of metal thin films.
  12. Hunks, William; Chen, Tianniu; Xu, Chongying; Roeder, Jeffrey F.; Baum, Thomas H.; Stender, Matthias; Chen, Philip S. H.; Stauf, Gregory T.; Hendrix, Bryan C., Antimony and germanium complexes useful for CVD/ALD of metal thin films.
  13. Hunks, William; Chen, Tianniu; Xu, Chongying; Roeder, Jeffrey F.; Baum, Thomas H.; Stender, Matthias; Chen, Philip S. H.; Stauf, Gregory T.; Hendrix, Bryan C., Antimony and germanium complexes useful for CVD/ALD of metal thin films.
  14. Moore, John, Apparatus and method for dual cell common electrode PCRAM memory device.
  15. Gonzalez, Fernando; Turi, Raymond A., Array of ultra-small pores for memory cells.
  16. Campbell,Kristy A., Assemblies displaying differential negative resistance.
  17. Campbell, Kristy A., Assemblies displaying differential negative resistance, semiconductor constructions, and methods of forming assemblies displaying differential negative resistance.
  18. Rust,Thomas F., Atomic probes and media for high density data storage.
  19. Xu, Daniel, Barrier material encapsulation of programmable material.
  20. Daniel Xu ; Tyler A. Lowrey ; David L. Kencke, Biasing scheme of floating unselected wordlines and bitlines of a diode-based memory array.
  21. Kostylev, Sergey A.; Lowrey, Tyler; Wicker, Guy; Czubatyj, Wolodymyr, Chalcogenide devices and materials having reduced germanium or telluruim content.
  22. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Brooks, Joseph F., Chalcogenide glass constant current device, and its method of fabrication and operation.
  23. Reinberg Alan R., Chalcogenide memory cell with a plurality of chalcogenide electrodes.
  24. Lung, Hsiang-Lan, Chalcogenide memory device with multiple bits per cell.
  25. Campbell,Kristy A., Chalcogenide-based electrokinetic memory element and method of forming the same.
  26. Li, Jiutao; McTeer, Allen; Herdt, Gregory; Doan, Trung T., Co-sputter deposition of metal-doped chalcogenides.
  27. Li,Jiutao; McTeer,Allen; Herdt,Gregory; Doan,Trung T., Co-sputter deposition of metal-doped chalcogenides.
  28. Li,Jiutao; McTeer,Allen; Herdt,Gregory; Doan,Trung T., Co-sputter deposition of metal-doped chalcogenides.
  29. Nejad,Hasan; Seyyedy,Mirmajid, Columnar 1T-N memory cell structure.
  30. Hush, Glen; Baker, Jake, Complementary bit PCRAM sense amplifier and method of operation.
  31. Hush,Glen; Baker,Jake, Complementary bit resistance memory sensor and method of operation.
  32. Lowrey, Tyler A.; Hudgens, Stephen J.; Klersy, Patrick, Compositionally modified resistive electrode.
  33. Lowrey, Tyler A.; Xu, Daniel; Chiang, Chien; Neschleba, Patrick J., Compositionally modified resistive electrode.
  34. Tyler A. Lowrey ; Daniel Xu ; Chien Chiang ; Patrick J. Neschleba, Compositionally modified resistive electrode.
  35. Rinerson,Darrell; Chevallier,Christophe, Conductive memory array having page mode and burst mode write capability.
  36. Rinerson,Darrell; Hsia,Steve Kuo Ren; Kinney,Wayne; Longcor,Steven W., Conductive memory device with conductive oxide electrodes.
  37. Rinerson,Darrell; Longcor,Steven W.; Hsia,Steve Kuo Ren; Kinney,Wayne; Ward,Edmond R.; Chevallier,Christophe J., Conductive memory device with conductive oxide electrodes.
  38. Rinerson,Darrell; Longcor,Steven W.; Hsia,Steve Kuo Ren, Conductive memory stack with non-uniform width.
  39. Harshfield Steven T., Contact structure and memory element incorporating the same.
  40. Harshfield, Steven T., Contact structure in a memory device.
  41. Harshfield, Steven T., Contact structure in a memory device.
  42. Campbell, Kristy A., Continuously variable resistor.
  43. Doan, Trung T.; Durcan, D. Mark; Gilgen, Brent D., Controlable ovonic phase-change semiconductor memory device.
  44. Doan, Trung T.; Durcan, D. Mark; Gilgen, Brent D., Controllable ovanic phase-change semiconductor memory device.
  45. Doan,Trung T.; Durcan,D. Mark; Gilgen,Brent D., Controllable ovonic phase-change semiconductor memory device.
  46. Doan Trung T. ; Durcan D. Mark ; Gilgen Brent D., Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same.
  47. Doan Trung T. ; Durcan D. Mark ; Gilgen Brent D., Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same.
  48. Doan Trung T. ; Durcan D. Mark ; Gilgen Brent D., Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same.
  49. Trung T. Doan ; D. Mark Durcan ; Brent D. Gilgen, Controllable ovonic phase-change semiconductor memory device and methods of fabricating the same.
  50. Rinerson,Darrell; Longcor,Steven W.; Chevallier,Christophe J.; Ward,Edmond R., Cross point array using distinct voltages.
  51. Rinerson,Darrell; Chevallier,Christophe J., Cross point memory array with fast access time.
  52. Schmid, Christian; Schlenker, Tilman; Zull, Heribert; Paetzold, Ralph; Klein, Markus; Heuser, Karsten, Device comprising an encapsulation unit.
  53. Schmid, Christian; Schlenker, Tilman; Zull, Heribert; Paetzold, Ralph; Klein, Markus; Heuser, Karsten, Device comprising an encapsulation unit.
  54. Rust,Thomas F.; Culver,Joanne P., Devices and methods of detecting movement between media and probe tip in a probe data storage system.
  55. Campbell, Kristy A., Differential negative resistance memory.
  56. Campbell,Kristy A., Differential negative resistance memory.
  57. Campbell,Kristy A., Differential negative resistance memory.
  58. Chevallier,Christophe; Rinerson,Darrell, Discharge of conductive array lines in fast memory.
  59. Shepard, Daniel R., Dual-addressed rectifier storage device.
  60. Lankhorst, Martijn Henri Richard; Meinders, Erwin Rinaldo; Wolters, Robertus Adrianus Maria; Widdershoven, Franciscus Petrus, Electric device comprising phase change material.
  61. Alan R. Reinberg, Electrical and thermal contact for use in semiconductor devices.
  62. Reinberg Alan R., Electrical and thermal contact for use in semiconductor devices.
  63. Reinberg, Alan R., Electrical and thermal contact for use in semiconductor devices.
  64. Reinberg, Alan R., Electrical and thermal contact for use in semiconductor devices.
  65. Reinberg,Alan R., Electrical and thermal contact for use in semiconductor devices.
  66. Moore, John T.; Brooks, Joseph F., Electrode structure for use in an integrated circuit.
  67. Moore,John T.; Brooks,Joseph F., Electrode structure for use in an integrated circuit.
  68. Lowrey, Tyler A., Elevated pore phase-change memory.
  69. Li, Jiutao; McTeer, Allen, Elimination of dendrite formation during metal/chalcogenide glass deposition.
  70. Li, Jiutao; McTeer, Allen, Elimination of dendrite formation during metal/chalcogenide glass deposition.
  71. Rinerson,Darrell; Chevallier,Christophe; Longcor,Steven W.; Ward,Edmond; Norman,Robert, Enhanced functionality in a two-terminal memory array.
  72. Liu, Jun, Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication.
  73. Liu, Jun, Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication.
  74. Campbell,Kristy A.; Moore,John T.; Gilton,Terry L., Fabrication of single polarity programmable resistance structure.
  75. Gonzalez Fernando ; Turi Raymond A. ; Wolstenholme Graham R. ; Ingalls Charles L., Fabrication of three dimensional container diode for use with multi-state material in a non-volatile memory cell.
  76. Gonzalez, Fernando; Turi, Raymond A.; Wolstenholme, Graham R.; Ingalls, Charles L., Fabrication of three dimensional container diode for use with multi-state material in a non-volatile memory cell.
  77. Norman, Robert, Fast data access through page manipulation.
  78. Ugajin,Ryuichi; Kuroki,Yoshihiko; Ukita,Masakazu, Ferromagnetic fractal combination structure.
  79. Mandell, Aaron; Perlman, Andrew, Floating gate memory device using composite molecular material.
  80. Li, Jiutao; Hampton, Keith; McTeer, Allen, Forming a memory device using sputtering to deposit silver-selenide film.
  81. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Graded GeSeconcentration in PCRAM.
  82. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Graded GexSe100-x concentration in PCRAM.
  83. Rinerson,Darrell; Longcor,Steven W.; Ward,Edmond R.; Kinney,Wayne, High-density NVRAM.
  84. Ovshinsky Stanford R. (Bloomfield Hills MI) Hudgens Stephen J. (Southfield MI) Strand David (Bloomfield Township MI) Czubatyj Wolodymyr (Warren MI) Gonzalez-Hernandez Jesus (Coahuila MXX) Fritzsche H, Homogeneous compositions of microcrystalline semiconductor material, semiconductor devices and directly overwritable mem.
  85. Sugita, Tatsuya; Komura, Shinichi; Hirota, Shoichi; Yamamoto, Tsunenori; Ooshima, Tetsuya; Edo, Susumu; Konno, Akitoyo, Image display apparatus and image display module.
  86. Shiba,Takeo; Terao,Motoyasu; Matsuoka,Hideyuki, Image display device.
  87. Zahorik Russell C., Integrated circuit memory cell having a small active area and method of forming same.
  88. Zahorik Russell C., Integrated circuit memory cell having a small active area and method of forming same.
  89. Zahorik Russell C., Integrated circuit memory cell having a small active area and method of forming same.
  90. Zahorik, Russell C., Integrated circuit memory cell having a small active area and method of forming same.
  91. Harshfield Steven T., Integrated circuit memory device.
  92. Nagashima,Makoto; Rinerson,Darrell; Hisa,Steve Kuo Ren, Laser annealing of complex metal oxides (CMO) memory materials for non-volatile memory integrated circuits.
  93. Campbell, Kristy A.; Li, Jiutao; McTeer, Allen; Moore, John T., Layered resistance variable memory device and method of fabrication.
  94. Campbell, Kristy A.; Li, Jiutao; McTeer, Allen; Moore, John T., Layered resistance variable memory device and method of fabrication.
  95. Campbell,Kristy A.; Li,Jiutao; McTeer,Allen; Moore,John T., Layered resistance variable memory device and method of fabrication.
  96. Rinerson,Darrell; Chevallier,Christophe, Line drivers that fits within a specified line pitch.
  97. Shepard, Daniel R., Low cost high density rectifier matrix memory.
  98. Shepard, Daniel R., Low cost high density rectifier matrix memory.
  99. Shepard, Daniel R., Low cost high density rectifier matrix memory.
  100. Roeder, Jeffrey F.; Baum, Thomas H.; Hendrix, Bryan C.; Stauf, Gregory T.; Xu, Chongying; Hunks, William; Chen, Tianniu; Stender, Matthias, Low temperature deposition of phase change memory materials.
  101. Dennison, Charles, METHOD FOR FORMING PHASE-CHANGE MEMORY BIPOLAR ARRAY UTILIZING A SINGLE SHALLOW TRENCH ISOLATION FOR CREATING AN INDIVIDUAL ACTIVE AREA REGION FOR TWO MEMORY ARRAY ELEMENTS AND ONE BIPOLAR BASE CONTA.
  102. Manning Monte, MOS diode for use in a non-volatile memory cell.
  103. Manning Monte, MOS diode for use in a non-volatile memory cell background.
  104. Rudelic,John C., Managing storage in processor-based systems.
  105. Lowrey, Tyler A., Memory and access device and method therefor.
  106. Daley,Jon, Memory array for increased bit density.
  107. Daley, Jon, Memory array for increased bit density and method of forming the same.
  108. Harshfield Steven T., Memory array having a multi-state element and method for forming such array or cellis thereof.
  109. Harshfield Steven T., Memory array having a multi-state element and method for forming such array or cells thereof.
  110. Rinerson,Darrell; Chevallier,Christophe, Memory array of a non-volatile RAM.
  111. Reinberg Alan R., Memory cell having a reduced active area and a memory array incorporating the same.
  112. Reinberg Alan R., Memory cell having a reduced active area and a memory array incorporating the same.
  113. Reinberg Alan R., Memory cell having a reduced active area and a memory array incorporating the same.
  114. Wolstenholme Graham R. ; Gonzalez Fernando ; Zahorik Russell C., Memory cell incorporating a chalcogenide element.
  115. Wolstenholme Graham R. ; Gonzalez Fernando ; Zahorik Russell C., Memory cell incorporating a chalcogenide element and method of making same.
  116. Philipp,Jan Boris; Happ,Thomas, Memory cell programmed using a temperature controlled set pulse.
  117. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  118. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  119. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  120. Krieger, Juri H.; Yudanoy, Nikolai, Memory device.
  121. Moore, John T.; Campbell, Kristy A., Memory device and methods of controlling resistance variation and resistance profile drift.
  122. Campbell, Kristy A., Memory device incorporating a resistance variable chalcogenide element.
  123. Yamazaki, Shunpei; Abe, Hiroko; Nemoto, Yukie; Nomura, Ryoji; Yukawa, Mikio, Memory device made from stacked substrates bonded with a resin containing conductive particles.
  124. Krieger, Juri H.; Yudanov, N. F., Memory device with a self-assembled polymer film and method of making the same.
  125. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active and passive layers.
  126. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active passive layers.
  127. Campbell,Kristy A., Memory device with switching glass layer.
  128. Moore,John T.; Gilton,Terry L., Memory device, programmable resistance memory cell and memory array.
  129. Liu, Jun, Memory devices and methods of forming the same.
  130. Liu, Jun, Memory devices and methods of forming the same.
  131. Harshfield, Steven T., Memory devices having contact features.
  132. Liu, Jun; Violette, Michael P., Memory devices having electrodes comprising nanowires.
  133. Liu, Jun; Violette, Michael P., Memory devices having electrodes comprising nanowires, systems including same and methods of forming same.
  134. Liu, Jun; Violette, Michael P., Memory devices having electrodes comprising nanowires, systems including same and methods of forming same.
  135. Liu, Jun, Memory devices including phase change material elements.
  136. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Memory element and its method of formation.
  137. Rinerson, Darrell; Chevallier, Christophe J.; Swab, Philip F. S.; Hsia, Steve Kuo-Ren; Sanchez, Jr., John E.; Longcor, Steven W., Memory element having islands.
  138. Chevallier, Christophe J.; Hsia, Steve Kuo-Ren; Kinney, Wayne; Longcor, Steven; Rinerson, Darrell; Sanchez, John; Swab, Philip F. S.; Ward, Edmond R., Memory element with a reactive metal layer.
  139. Chevallier, Christophe J.; Hsia, Steve Kuo-Ren; Kinney, Wayne; Longcor, Steven; Rinerson, Darrell; Sanchez, John; Swab, Philip F. S.; Ward, Edmond R., Memory element with a reactive metal layer.
  140. Chevallier, Christophe J.; Hsia, Steve Kuo-Ren; Kinney, Wayne; Longcor, Steven; Rinerson, Darrell; Sanchez, John; Swab, Philip F. S.; Ward, Edmond R., Memory element with a reactive metal layer.
  141. Harshfield,Steven T., Memory elements.
  142. Harshfield, Steven T., Memory elements and methods for making same.
  143. Harshfield, Steven T., Memory elements and methods for making same.
  144. Daley, Jon; Brooks, Joseph F., Memory elements having patterned electrodes and method of forming the same.
  145. Daley, Jon; Brooks, Joseph F., Memory elements having patterned electrodes and method of forming the same.
  146. Rust,Thomas F.; Stark,Robert N.; Noggle,Thomas L.; Cribbs,Daniel F., Memory having a layer with electrical conductivity anisotropy.
  147. Parkinson, Ward D.; Lowrey, Tyler A., Memory having access devices using phase change material such as chalcogenide.
  148. Norman, Robert, Memory power management.
  149. Rinerson, Darrell; Chevallier, Christophe; Kinney, Wayne; Ward, Edmond, Memory using variable tunnel barrier widths.
  150. Nishihara, Takashi; Kojima, Rie; Yamada, Noboru, Memory, writing apparatus, reading apparatus, writing method, and reading method.
  151. Chiang, Chien; Lee, Jong-Won; Klersy, Patrick, Metal structure for a phase-change memory device.
  152. Daley,Jon, Method and apparatus for accessing a memory array.
  153. Harshfield, Steven T., Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  154. Harshfield, Steven T., Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  155. Harshfield, Steven T., Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  156. Harshfield,Steven T., Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  157. Steven T. Harshfield, Method and apparatus for forming an integrated circuit electrode having a reduced contact area.
  158. Campbell,Kristy A., Method and apparatus for providing color changing thin film material.
  159. Casper, Stephen L.; Duesman, Kevin; Hush, Glen, Method and apparatus for sensing resistive memory state.
  160. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  161. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  162. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  163. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  164. Hush,Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  165. Lowrey, Tyler; Xu, Daniel, Method and apparatus to operate a memory cell.
  166. Lowrey, Tyler; Gill, Manzur, Method and apparatus to program a phase change memory.
  167. Lowrey, Tyler A.; Parkinson, Ward D., Method and system to store information.
  168. Arnold, John Christopher; Carmichael, Tricia Breen, Method for delineation of phase change memory (PCM) cells separated by PCM and upper electrode regions modified to have high film resistivity.
  169. Doan, Trung T.; Durcan, D. Mark; Gilgen, Brent D., Method for fabricating a memory chip.
  170. Brent Gilgen, Method for fabricating a small area of contact between electrodes.
  171. Gilgen Brent, Method for fabricating a small area of contact between electrodes.
  172. Fernando N. M. Gonzalez ; Raymond A. Turi, Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  173. Gonzalez Fernando ; Turi Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  174. Gonzalez Fernando ; Turi Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  175. Gonzalez Fernando N. M. ; Turi Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  176. Gonzalez, Fernando N. M. I.; Turi, Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  177. Gonzalez, Fernando N. M.; Turi, Raymond A., Method for fabricating an array of ultra-small pores for chalcogenide memory cells.
  178. Hsueh,Ming Hsiang, Method for fabricating chalcogenide-applied memory.
  179. Li,Li; Li,Jiutao, Method for filling via with metal.
  180. Belov,Nickolai, Method for forming a reinforced tip for a probe storage device.
  181. Gonzalez, Fernando; Sandhu, Gurtej S.; Violette, Mike P., Method for forming conductors in semiconductor devices.
  182. Gonzalez, Fernando; Sandhu, Gurtej S.; Violette, Mike P., Method for forming conductors in semiconductor devices.
  183. Gonzalez,Fernando; Sandhu,Gurtej S.; Violette,Mike P., Method for forming conductors in semiconductor devices.
  184. Fan,Zhaohui; Belov,Nickolai, Method for forming patterned media for a high density data storage device.
  185. Dennison Charles H. ; Blalock Guy T., Method for making electrical contact with an active area through sub-micron contact openings and a semiconductor device.
  186. Dennison, Charles H.; Blalock, Guy T., Method for making electrical contact with an active area through sub-micron contact openings and a semiconductor device.
  187. Sandhu Gurtej S. ; Reinberg Alan R., Method for optimal crystallization to obtain high electrical performance from chalcogenides.
  188. Schmid, Christian; Schlenker, Tilman; Zull, Heribert; Paetzold, Ralph; Klein, Markus; Heuser, Karsten, Method for producing an electronic component and electronic component.
  189. Schmid, Christian; Schlenker, Tilman; Zull, Heribert; Paetzold, Ralph; Klein, Markus; Heuser, Karsten, Method for producing an electronic component and electronic component.
  190. Schmid, Christian; Schlenker, Tilman; Zull, Heribert; Paetzold, Ralph; Klein, Markus; Heuser, Karsten, Method for producing an electronic component and electronic component.
  191. Lowery, Tyler A., Method for reading a structural phase-change memory.
  192. Lowrey, Tyler A., Method for reading a structural phase-change memory.
  193. Jeong, Chang Wook; Kong, Jun Hyok; Yi, Ji Hye; Cho, Beak Hyung, Method for reducing a reset current for resetting a portion of a phase change material in a memory cell of a phase change memory device and the phase change memory device.
  194. Jeong, Chang-Wook; Kong, Jun-Hyok; Yi, Ji-Hye; Cho, Beak-Hyung, Method for reducing a reset current for resetting a portion of a phase change material in a memory cell of a phase change memory device and the phase change memory device.
  195. Dunn, James Stuart; Gray, Peter Brian; Kieft, III, Kenneth Knetch; Schmidt, Nicholas Theodore; St. onge, Stephen, Method of contacting a silicide-based schottky diode and diode so formed.
  196. Morimoto,Kiyoshi, Method of driving a non-volatile memory.
  197. Zahorik, Russell C., Method of fabricating a conductive path in a semiconductor device.
  198. Zahorik,Russell C., Method of fabricating a conductive path in a semiconductor device.
  199. Zahorik, Russell C., Method of fabricating a small electrode for chalcogenide memory cells.
  200. Moore,John T.; Brooks,Joseph F., Method of fabricating an electrode structure for use in an integrated circuit.
  201. Zahorik, Russell C., Method of fabricating phase change memory cell.
  202. Campbell,Kristy A., Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element.
  203. Brooks,Joseph F., Method of forming a chalcogenide material containing device.
  204. Brooks,Joseph F., Method of forming a chalcogenide material containing device.
  205. Harshfield, Steven T., Method of forming a contact structure in a semiconductor device.
  206. Steven T. Harshfield, Method of forming a contact structure in a semiconductor device.
  207. Campbell,Kristy A.; Gilton,Terry L.; Moore,John T., Method of forming a memory cell.
  208. Campbell, Kristy A., Method of forming a memory device incorporating a resistance variable chalcogenide element.
  209. Campbell, Kristy A., Method of forming a memory device incorporating a resistance variable chalcogenide element.
  210. Campbell, Kristy A., Method of forming a memory device incorporating a resistance-variable chalcogenide element.
  211. Moore, John T.; Gilton, Terry L., Method of forming a non-volatile resistance variable device.
  212. Gurtej S. Sandhu, Method of forming a polysilicon diode and devices incorporating such diode.
  213. Sandhu Gurtej S., Method of forming a polysilicon diode and devices incorporating such diode.
  214. Sandhu Gurtej S., Method of forming a polysilicon diode and devices incorporating such diode.
  215. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of forming a resistance variable memory element.
  216. Campbell, Kristy A., Method of forming a variable resistance memory device comprising tin selenide.
  217. Gilton, Terry L., Method of forming and storing data in a multiple state memory cell.
  218. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Li, Jiutao, Method of forming chalcogenide comprising devices.
  219. Moore,John T.; Brooks,Joseph F., Method of forming electrode structure for use in an integrated circuit.
  220. Wu Shye-Lin,TWX, Method of forming high density and low power flash memories with a high capacitive-coupling ratio.
  221. Moore, John T., Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry.
  222. Campbell,Kristy A.; Moore,John T., Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry.
  223. Bae, Byoung-Jae; Cho, Sung-Lae; Lee, Jin-Il; Park, Hye-Young; Kim, Do-Hyung, Method of forming phase change material layer using Ge(II) source, and method of fabricating phase change memory device.
  224. Bae, Byoung-jae; Cho, Sung-lae; Lee, Jin-il; Park, Hye-young; Kim, Do-hyung, Method of forming phase change material layer using Ge(II) source, and method of fabricating phase change memory device.
  225. Campbell,Kristy A.; Gilton,Terry L.; Moore,John T.; Li,Jiutao, Method of forming resistance variable devices.
  226. Harshfield,Steven T.; Wright,David Q., Method of making a memory cell.
  227. Harshfield Steven T., Method of making an integrated circuit electrode having a reduced contact area.
  228. Zahorik Russell C. ; Reinberg Alan R., Method of making chalcogenide memory device.
  229. Zahorik Russell C. ; Reinberg Alan R., Method of making chalogenide memory device.
  230. Wolstenholme Graham R. ; Gonzalez Fernando ; Zahorik Russell C., Method of making memory cell incorporating a chalcogenide element.
  231. Moore, John T.; Campbell, Kristy A.; Gilton, Terry L., Method of manufacture of a PCRAM memory cell.
  232. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of manufacture of a PCRAM memory cell.
  233. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of manufacture of a resistance variable memory cell.
  234. Gilton,Terry L., Method of manufacture of programmable conductor memory.
  235. Gilton, Terry L., Method of manufacture of programmable switching circuits and memory cells employing a glass layer.
  236. Hush,Glen; Baker,Jake, Method of operating a complementary bit resistance memory sensor.
  237. Hush,Glen; Baker,Jake, Method of operating a complementary bit resistance memory sensor and method of operation.
  238. Ovshinsky, Stanford R.; Pashmakov, Boil, Method of operating a multi-terminal electronic device.
  239. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Method of refreshing a PCRAM memory device.
  240. Moore,John T.; Gilton,Terry L.; Campbell,Kristy A., Method of refreshing a PCRAM memory device.
  241. Kostylev, Sergey A., Method of restoring variable resistance memory device.
  242. Campbell, Kristy A.; Moore, John; Gilton, Terry L.; Brooks, Joseph F., Method to alter chalcogenide glass for improved switching characteristics.
  243. Moore, John T.; Campbell, Kristy A.; Gilton, Terry L., Method to control silver concentration in a resistance variable memory element.
  244. Chiang, Chien; Wicker, Guy C., Method to enhance performance of thermal resistor device.
  245. Chien Chiang ; Guy C. Wicker, Method to enhance performance of thermal resistor device.
  246. Dennison, Charles, Method to selectively increase the top resistance of the lower programming electrode in a phase-change memory.
  247. Dennison,Charles; Chiang,Chien, Method to selectively increase the top resistance of the lower programming electrode in a phase-change memory cell and structures obtained thereby.
  248. Dennison, Charles, Method to selectively remove one side of a conductive bottom electrode of a phase-change memory cell and structure obtained thereby.
  249. Campbell, Kristy A., Methods and apparatus for resistance variable material cells.
  250. Rust,Thomas F.; Stark,Robert N.; Noggle,Thomas L.; Cribbs,Daniel F., Methods for erasing bit cells in a high density data storage device.
  251. Steven T. Harshfield, Methods for forming ZPROM using spacers as an etching mask.
  252. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Methods for forming chalcogenide glass-based memory elements.
  253. Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
  254. Chiang, Tony; Lang, Chi-I; Sun, Zhi-wen; Tong, Jinhong; Kumar, Nitin, Methods for forming resistive switching memory elements.
  255. Kumar, Nitin; Lang, Chi-I; Chiang, Tony; Sun, Zhi-wen; Tong, Jinhong, Methods for forming resistive switching memory elements.
  256. Sun, Zhi-wen; Kumar, Nitin; Tong, Jinhong; Lang, Chi-I; Chiang, Tony, Methods for forming resistive switching memory elements.
  257. Rust,Thomas F.; Stark,Robert N.; Noggle,Thomas L.; Cribbs,Daniel F., Methods for writing and reading highly resolved domains for high density data storage.
  258. Liu, Jun, Methods of forming a memory device.
  259. Hampton, Keith R., Methods of forming a phase change material.
  260. Hampton, Keith R., Methods of forming a phase change material.
  261. Hampton, Keith R., Methods of forming a phase change material.
  262. Moore,John T.; Gilton,Terry L., Methods of forming a semiconductor memory device.
  263. Daley, Jon, Methods of forming memory arrays for increased bit density.
  264. Liu, Jun; Violette, Michael P., Methods of forming memory devices having electrodes comprising nanowires.
  265. Giltom, Terry L.; Campbell, Kristy A.; Moore, John T., Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures.
  266. Liu, Jun; Violette, Michael P., Methods of operating memory devices and electronic systems.
  267. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Methods to form a memory cell with metal-rich metal chalcogenide.
  268. Moore,John T.; Gilton,Terry L.; Campbell,Kristy A., Methods to form a memory cell with metal-rich metal chalcogenide.
  269. Hudgens, Stephen J.; Lowrey, Tyler A., Modified contact for programmable devices.
  270. Hudgens, Stephen J.; Lowrey, Tyler A., Modified contact for programmable devices.
  271. Krieger, Juri H.; Yudanov, Nikolay F., Molecular memory cell.
  272. Krieger,Juri H; Yudanov,Nicolay F, Molecular memory cell.
  273. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Molecular memory device.
  274. Hsu,Sheng Teng, Mono-polarity switchable PCMO resistor trimmer.
  275. Rinerson, Darrell; Chevallier, Christophe; Sanchez, Jr., John E.; Schloss, Lawerence, Movable terminal in a two terminal memory array.
  276. Ovshinsky, Stanford R., Multi-functional chalcogenide electronic devices having gain.
  277. Sandoval, Regino; Kostylev, Sergey A.; Czubatyj, Wolodymyr; Lowrey, Tyler, Multi-layer chalcogenide devices.
  278. Rinerson,Darrell; Kinney,Wayne; Ward,Edmond; Hsia,Steve Kuo Ren; Longcor,Steven W.; Chevallier,Christophe; Sanchez, Jr.,John E.; Swab,Philip, Multi-resistive state element with reactive metal.
  279. Lowrey, Tyler, Multi-terminal chalcogenide logic circuits.
  280. Ovshinsky Stanford R., Multibit single cell memory element having tapered contact.
  281. Ovshinsky,Stanford R., Multiple bit chalcogenide storage device.
  282. Gilton, Terry L., Multiple data state memory cell.
  283. Gilton,Terry L., Multiple data state memory cell.
  284. Gilton,Terry L., Multiple data state memory cell.
  285. Chiang, Tony, Multistate nonvolatile memory elements.
  286. Zheng,Yuankai; Wu,Yihong, Nano-contacted magnetic memory device.
  287. Shepard, Daniel R., Non-linear conductor memory.
  288. Hsu,Louis L. C.; Ji,Brian L.; Lam,Chung Hon; Wong,Hon Sum Philip, Non-volatile content addressable memory using phase-change-material memory elements.
  289. Morimoto,Kiyoshi; Tanaka,Hideyuki; Ohtsuka,Takashi; Miyamoto,Akihito, Non-volatile memory and fabrication method thereof.
  290. Kinoshita, Masaharu; Terao, Motoyasu; Matsuoka, Hideyuki; Sasago, Yoshitaka; Kimura, Yoshinobu; Shima, Akio; Tai, Mitsuharu; Takaura, Norikatsu, Non-volatile memory device and method of manufacturing the same.
  291. Gilton, Terry L., Non-volatile memory structure.
  292. Gilton, Terry L., Non-volatile memory structure.
  293. Gilton,Terry L., Non-volatile memory structure.
  294. Gilton,Terry L., Non-volatile memory structure.
  295. Rinerson,Darrell; Chevallier,Christophe, Non-volatile memory with a single transistor and resistive memory element.
  296. Moore, John T., Non-volatile resistance variable device.
  297. Campbell,Kristy A.; Moore,John T., Non-volatile resistance variable devices.
  298. Campbell,Kristy A.; Gilton,Terry L.; Moore,John T., Non-volatile zero field splitting resonance memory.
  299. Malhotra, Sandra G.; Kumar, Pragati; Barstow, Sean; Chiang, Tony; Phatak, Prashant B.; Wu, Wen; Shanker, Sunil, Nonvolatile memory element including resistive switching metal oxide layers.
  300. Kumar, Nitin; Tong, Jinhong; Lang, Chi-I; Chiang, Tony; Phatak, Prashant B., Nonvolatile memory elements with metal-deficient resistive-switching metal oxides.
  301. Kingsborough,Richard P.; Sokolik,Igor, Organic thin film Zener diodes.
  302. Ovshinsky, Stanford; Lowrey, Tyler; Reed, James D.; Savransky, Semyon D.; Reid, Jason S.; Chang, Kuo-Wei, Ovonic threshold switch film composition for TSLAGS material.
  303. Hsu,Sheng Teng, PCMO resistor trimmer.
  304. Campbell, Kristy A., PCRAM device with switching glass layer.
  305. Campbell, Kristy A., PCRAM device with switching glass layer.
  306. Harshfield,Steven T.; Wright,David Q., PCRAM memory cell and method of making same.
  307. Moore, John; Baker, Jake, PCRAM rewrite prevention.
  308. Moore, John; Baker, R. Jacob, PCRAM rewrite prevention.
  309. Parkinson, Ward; Fuji, Yukio, Page mode access for non-volatile memory arrays.
  310. Parkinson,Ward; Fuji,Yukio, Page mode access for non-volatile memory arrays.
  311. Fan,Zhaohui; Belov,Nickolai, Patterned media for a high density data storage device.
  312. Norman, Robert, Performing data operations using non-volatile third dimension memory.
  313. Wyeth,N. Convers; Green,Albert M., Phase change control devices and circuits for guiding electromagnetic waves employing phase change control devices.
  314. Wyeth,N. Convers; Green,Albert M., Phase change control devices and circuits for guiding electromagnetic waves employing phase change control devices.
  315. Wyeth,N. Convers; Green,Albert M., Phase change control devices and circuits for guiding electromagnetic waves employing phase change control devices.
  316. Hampton, Keith R., Phase change material and methods of forming the phase change material.
  317. Hampton, Keith R., Phase change material, a phase change random access memory device including the phase change material, and a semiconductor structure including the phase change material.
  318. Rust,Thomas F., Phase change media for high density data storage.
  319. Liu, Jun, Phase change memory.
  320. Liu, Jun, Phase change memory.
  321. Liu,Jun, Phase change memory.
  322. Zahorik, Russell C., Phase change memory cell and devices containing same.
  323. Campbell, Kristy A., Phase change memory cell and method of formation.
  324. Campbell,Kristy A., Phase change memory cell and method of formation.
  325. Arnold, John Christopher; Carmichael, Tricia Breen, Phase change memory cells delineated by regions of modified film resistivity.
  326. Yoon, Sung Min; Yu, Byoung Gon; Lee, Seung Yun; Park, Young Sam; Choi, Kyu Jeong; Lee, Nam Yeal, Phase change memory device and method of fabricating the same.
  327. Dennison, Charles H., Phase change memory device on a planar composite layer.
  328. Chang, Heon Yong, Phase change memory device with reduced unit cell size and improved transistor current flow and method for manufacturing the same.
  329. Hampton, Keith R., Phase change memory devices.
  330. Suh, Dong Seok; Khang, Yoon Ho; Noh, Jin Seo; Leniachine, Vassili; Song, Mi Jeong, Phase change memory devices and fabrication methods thereof.
  331. Suh, Dong-Seok; Khang, Yoon-Ho; Noh, Jin-Seo; Leniachine, Vassili; Song, Mi-Jeong, Phase change memory devices and fabrication methods thereof.
  332. Hewak, Daniel William; Curry, Richard J.; Mairaj, Arshad Khawar; Simpson, Robert E., Phase change memory devices and methods comprising gallium, lanthanide and chalcogenide compounds.
  333. Hewak, Daniel William; Curry, Richard J.; Mairaj, Arshad Khawar; Simpson, Robert E., Phase change memory devices and methods comprising gallium, lanthanide and chalcogenide compounds.
  334. Lai, Li-Shyue; Tang, Denny Duan-lee; Lin, Wen-chin; Yu, Teng-Chien; Tsai, Hui-Fang; Wang, Wei-Hsiang; Wang, Shyhyeu, Phase change memory devices with reduced programming current.
  335. Kuo, Charles C.; Karpov, Ilya V., Phase change memory with U-shaped chalcogenide cell.
  336. Ichihara, Katsutaro; Yoda, Hiroaki, Phase change nonvolatile storage device and drive circuit.
  337. Wyeth, N. Convers; Green, Albert M., Phase change switches and circuits coupling to electromagnetic waves containing phase change switches.
  338. Dennison, Charles, Phase-change memory bipolar array utilizing a single shallow trench isolation for creating an individual active area region for two memory array elements and one bipolar base contact.
  339. Kim, Du eung; Lee, Chang soo; Cho, Woo yeong; Choi, Byung gil, Phase-change memory device and method of fabricating the same.
  340. Kim, Du-eung; Lee, Chang-soo; Cho, Woo-yeong; Choi, Byung-gil, Phase-change memory device and method of fabricating the same.
  341. Ogiwara,Ryu, Phase-change memory device using chalcogenide compound as the material of memory cells.
  342. Kim, Jin-Ki; Gillingham, Peter B.; Petrie, William F., Phase-change memory with multiple polarity bits having enhanced endurance and error tolerance.
  343. Yang, Soo-Guil; Jeong, Hong-Sik; Hwang, Young-Nam, Phase-changeable memory device and method of manufacturing the same.
  344. Yang,Soo Guil; Jeong,Hong Sik; Hwang,Young Nam, Phase-changeable memory device and method of manufacturing the same.
  345. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Pillar-shaped nonvolatile memory and method of fabrication.
  346. Li,Li; Gilton,Terry L.; Ko,Kei Yu; Moore,John T.; Signorini,Karen, Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes.
  347. Lowrey, Tyler A., Pore structure for programmable device.
  348. Hardy, Trevor; Porter, Steve; Williford, Ethan; Ingram, Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  349. Hardy,Trevor; Porter,Steve; Williford,Ethan; Ingram,Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  350. Hardy,Trevor; Porter,Steve; Williford,Ethan; Ingram,Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  351. Klein, Dean A., Power management control and controlling memory refresh operations.
  352. Klein, Dean A., Power management control and controlling memory refresh operations.
  353. Klein, Dean A., Power management control and controlling memory refresh operations.
  354. Daley, Jon, Process for erasing chalcogenide variable resistance memory bits.
  355. Daley,Jon, Process for erasing chalcogenide variable resistance memory bits.
  356. Gilton, Terry L., Programmable conductor memory cell structure.
  357. Gilton, Terry L., Programmable conductor memory cell structure and method therefor.
  358. Hush, Glen, Programmable conductor random access memory and a method for writing thereto.
  359. Casper, Stephen L.; Duesman, Kevin; Hush, Glen, Programmable conductor random access memory and method for sensing same.
  360. Lowrey, Tyler; Parkinson, Ward; Wicker, Guy, Programmable matrix array with chalcogenide material.
  361. Lowrey Tyler ; Wicker Guy C., Programmable resistance memory arrays with reference cells.
  362. Lowrey, Tyler A., Programming a phase-change material memory.
  363. Rinerson,Darrell; Chevallier,Christophe, Providing a reference voltage to a cross point memory array.
  364. Rinerson,Darrell; Chevallier,Christophe; Kinney,Wayne; Longcor,Steven W.; Ward,Edmond R., Re-writable memory with multiple memory layers.
  365. Dennison, Charles H.; Wang, Alice T.; Chaturbhai, Patel Kanaiyalal; Chow, Jenn C., Reduced area intersection between electrode and programming element.
  366. Dennison, Charles H.; Wang, Alice T.; Patel, Kanaiyalal Chaturbhai; Chow, Jenn C., Reduced area intersection between electrode and programming element.
  367. Dennison, Charles H.; Wicker, Guy C.; Lowrey, Tyler A.; Hudgens, Stephen J.; Chiang, Chien; Xu, Daniel, Reduced area intersection between electrode and programming element.
  368. Guy C. Wicker, Reduced contact area of sidewall conductor.
  369. Wicker, Guy C., Reduced contact area of sidewall conductor.
  370. Russell C. Zahorik ; Alan R. Reinberg, Reduced mask chalcogenide memory.
  371. Jun Tanaka JP; Keiko Isoda JP; Kiyoshi Ogata JP, Resin-encapsulated semiconductor apparatus and process for its fabrication.
  372. Jun Tanaka JP; Keiko Isoda JP; Kiyoshi Ogata JP, Resin-encapsulated semiconductor apparatus and process for its fabrication.
  373. Tanaka, Jun; Isoda, Keiko; Ogata, Kiyoshi, Resin-encapsulated semiconductor apparatus and process for its fabrication.
  374. Tanaka, Jun; Isoda, Keiko; Ogata, Kiyoshi, Resin-encapsulated semiconductor apparatus and process for its fabrication.
  375. Tanaka, Jun; Isoda, Keiko; Ogata, Kiyoshi, Resin-encapsulated semiconductor apparatus and process for its fabrication.
  376. Tanaka, Jun; Isoda, Keiko; Ogata, Kiyoshi, Resin-encapsulated semiconductor apparatus and process for its fabrication.
  377. Tanaka,Jun; Isoda,Keiko; Ogata,Kiyoshi, Resin-encapsulated semiconductor apparatus and process for its fabrication.
  378. Moore,John T., Resistance variable device.
  379. Harshfield, Steven T.; Wright, David Q., Resistance variable memory cells.
  380. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  381. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  382. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  383. Campbell, Kristy A.; Daley, Jon; Brooks, Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  384. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  385. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  386. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Li, Jiutao, Resistance variable memory devices with passivating material.
  387. Moore, John T.; Campbell, Kristy A.; Gilton, Terry L., Resistance variable memory element and its method of formation.
  388. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory element with threshold device and method of forming the same.
  389. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory element with threshold device and method of forming the same.
  390. Campbell,Kristy A., Resistance variable memory elements and methods of formation.
  391. Campbell,Kristy A., Resistance variable memory elements based on polarized silver-selenide network growth.
  392. Campbell, Kristy A., Resistance variable memory with temperature tolerant materials.
  393. Campbell, Kristy A., Resistance variable memory with temperature tolerant materials.
  394. Campbell,Kristy A., Resistance variable memory with temperature tolerant materials.
  395. Campbell,Kristy A., Resistance variable memory with temperature tolerant materials.
  396. Campbell, Kristy A.; Moore, John T.; Gilton, Terry L., Resistance variable ‘on ’ memory.
  397. Hashim, Imran; Clarke, Ryan C.; Lu, Nan; Minvielle, Tim; Yamaguchi, Takeshi, Resistive random access memory cell having three or more resistive states.
  398. Kumar, Pragati; Malhotra, Sandra G.; Barstow, Sean; Chiang, Tony, Resistive-switching nonvolatile memory elements.
  399. Privitera, Stefania Maria Serena, Resistor structure of phase change material and trimming method thereof.
  400. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Reversible field-programmable electric interconnects.
  401. Bulovic,Vladimir; Mandell,Aaron; Perlman,Andrew, Reversible field-programmable electric interconnects.
  402. Moore,John; Baker,R. Jacob, Rewrite prevention in a variable resistance memory.
  403. Norman, Robert, Scaleable memory systems using third dimension memory.
  404. Karpov, Ilya V.; Savransky, Semyon D.; Parkinson, Ward D., Seasoning phase change memories.
  405. Ovshinsky,Stanford R.; Cohen,Morrel H., Secured phase-change devices.
  406. Abe, Hiroko; Yukawa, Mikio; Takano, Tamae; Asami, Yoshinobu; Kato, Kiyoshi; Nomura, Ryoji; Moriya, Yoshitaka, Semiconductor device.
  407. Abe, Hiroko; Yukawa, Mikio; Takano, Tamae; Asami, Yoshinobu; Kato, Kiyoshi; Nomura, Ryoji; Moriya, Yoshitaka, Semiconductor device.
  408. Yamazaki, Shunpei; Abe, Hiroko; Nemoto, Yukie; Nomura, Ryoji; Yukawa, Mikio, Semiconductor device.
  409. Kato, Kiyoshi; Arai, Yasuyuki; Yamazaki, Shunpei, Semiconductor device and driving method of the same.
  410. Kato, Kiyoshi; Arai, Yasuyuki; Yamazaki, Shunpei, Semiconductor device and driving method of the same.
  411. Yamazaki, Shunpei; Abe, Hiroko; Nemoto, Yukie; Nomura, Ryoji; Yukawa, Mikio, Semiconductor elements stacked and bonded with an anisotropic conductive adhesive.
  412. Tanaka, Hiroyasu; Katsumata, Ryota, Semiconductor memory device and method for fabricating semiconductor memory device.
  413. Chen,Zhizhang; Johnson,Mark David; Tran,Lung, Semiconductor storage device.
  414. Siau,Chang Hua; Chevallier,Christophe; Rinerson,Darrell, Sensing a signal in a two-terminal memory array having leakage current.
  415. Williford,Ethan; Ingram,Mark, Sensing of resistance variable memory devices.
  416. Williford,Ethan; Ingram,Mark, Sensing of resistance variable memory devices.
  417. Shepard, Daniel R., Sequencing decoder circuit.
  418. Parkinson, Ward, Sequential and video access for non-volatile memory arrays.
  419. Norman, Robert, Serial memory interface.
  420. Johnson, Mark G.; Knall, N. Johan; Herner, S. Brad, Silicon nitride antifuse for use in diode-antifuse memory arrays.
  421. Li,Jiutao; Hampton,Keith; McTeer,Allen, Silver selenide film stoichiometry and morphology control in sputter deposition.
  422. Li,Jiutao; Hampton,Keith; McTeer,Allen, Silver selenide film stoichiometry and morphology control in sputter deposition.
  423. Lowrey, Tyler A., Single level metal memory cell using chalcogenide cladding.
  424. Lowrey, Tyler A.; Gill, Manzur, Single level metal memory cell using chalcogenide cladding.
  425. Campbell, Kristy A.; Moore, John T.; Gilton, Terry L., Single-polarity programmable resistance-variable memory element.
  426. Reinberg Alan R. ; Zahorik ; deceased Russell C., Small electrode for a chalcogenide switching device and method for fabricating same.
  427. Reinberg Alan R. ; Zahorik Russell C., Small electrode for a chalcogenide switching device and method for fabricating same.
  428. Reinberg,Alan R.; Zahorik, legal representative,Renee; Zahorik,Russell C., Small electrode for a chalcogenide switching device and method for fabricating same.
  429. Russell C. Zahorik, Small electrode for chalcogenide memories.
  430. Zahorik, Russell C., Small electrode for chalcogenide memories.
  431. Zahorik, Russell C., Small electrode for phase change memories.
  432. Zahorik,Russell C., Small electrode for phase change memories.
  433. Liu,Jun; Gilton,Terry L.; Moore,John T., Small electrode for resistance variable devices.
  434. Wolstenholme Graham R. ; Harshfield Steven T. ; Turi Raymond A. ; Gonzalez Fernando ; Blalock Guy T. ; Park Donwon, Small pores defined by a disposable internal spacer for use in chalcogenide memories.
  435. Campbell, Kristy A., SnSe-based limited reprogrammable cell.
  436. Campbell,Kristy A., SnSe-based limited reprogrammable cell.
  437. Gilton, Terry L., Software refreshed memory device and method.
  438. Gilton, Terry L., Software refreshed memory device and method.
  439. Gilton,Terry L., Software refreshed memory device and method.
  440. Gilton,Terry L., Software refreshed memory device and method.
  441. Campbell, Kristy A., Stoichiometry for chalcogenide glasses useful for memory devices and method of formation.
  442. Stender, Matthias; Xu, Chongying; Chen, Tianniu; Hunks, William; Chen, Philip S. H.; Roeder, Jeffrey F.; Baum, Thomas H., Tellurium compounds useful for deposition of tellurium containing materials.
  443. Gilton, Terry L., Thin film diode integrated with chalcogenide memory cell.
  444. Gilton,Terry L., Thin film diode integrated with chalcogenide memory cell.
  445. Lowrey, Tyler, Thin film logic device and system.
  446. Lowrey,Tyler A., Three dimensional programmable device and method for fabricating the same.
  447. Khoueir, Antoine; Kim, YoungPil; Bowman, Rodney Virgil, Three dimensional resistive memory.
  448. Tyler Lowrey, Three-dimensional (3D) programmable device.
  449. Fernando Gonzalez ; Raymond A. Turi ; Graham R. Wolstenholme ; Charles L. Ingalls, Three-dimensional container diode for use with multi-state material in a non-volatile memory cell.
  450. Gonzalez Fernando ; Turi Raymond A. ; Wolstenholme Graham R. ; Ingalls Charles L., Three-dimensional container diode for use with multi-state material in a non-volatile memory cell.
  451. Gonzalez Fernando ; Turi Raymond A. ; Wolstenholme Graham R. ; Ingalls Charles L., Three-dimensional container diode for use with multi-state material in a non-volatile memory cell.
  452. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Three-dimensional nonvolatile memory and method of fabrication.
  453. Yamazaki, Shunpei; Abe, Hiroko; Nemoto, Yukie; Nomura, Ryoji; Yukawa, Mikio, Transmission/reception semiconductor device with memory element and antenna on same side of conductive adhesive.
  454. Xu, Daniel; Bengu, Erman; Jin, Ming, Trench sidewall profile for device isolation.
  455. Rinerson,Darrell; Chevallier,Christophe J.; Longcor,Steven W., Two terminal memory array having reference cells.
  456. Rinerson,Darrell; Chevallier,Christophe; Siau,Chang Hua, Two-cycle sensing in a two-terminal memory array having leakage current.
  457. Rinerson, Darrell; Chevallier, Christophe J.; Kinney, Wayne; Lambertson, Roy; Sanchez, Jr., John E.; Schloss, Lawrence; Swab, Philip; Ward, Edmond, Two-terminal reversibly switchable memory device.
  458. Rinerson, Darrell; Chevallier, Christophe J.; Kinney, Wayne; Lambertson, Roy; Sanchez, Jr., John E.; Schloss, Lawrence; Swab, Philip; Ward, Edmond, Two-terminal reversibly switchable memory device.
  459. Rinerson, Darrell; Chevallier, Christophe J.; Kinney, Wayne; Lambertson, Roy; Sanchez, Jr., John E.; Schloss, Lawrence; Swab, Philip; Ward, Edmond, Two-terminal reversibly switchable memory device.
  460. Lowrey, Tyler A.; Dennison, Charles H., Utilizing atomic layer deposition for programmable device.
  461. Hush, Glen; Moore, John, Variable resistance memory and method for sensing same.
  462. Johnson, Mark G.; Lee, Thomas H.; Subramanian, Vivek; Farmwald, Paul Michael; Cleeves, James M., Vertically stacked field programmable nonvolatile memory and method of fabrication.
  463. Johnson, Mark G.; Cleeves, James M.; Knall, Johan, Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication.
  464. Gonzalez Fernando, Very high-density DRAM cell structure and method for fabricating it.
  465. Hsu, Louis L. C.; Ji, Brian L.; Lam, Chung Hon, Write operations for phase-change-material memory.
  466. Hsu,Louis L. C.; Ji,Brian L.; Lam,Chung Hon, Write operations for phase-change-material memory.
  467. Reinberg, Alan R.; Renee Zahorik; Zahorik, Russell C., X-point memory cell.
  468. Harshfield Steven T., ZPROM manufacture and design and methods for forming thin structures using spacers as an etching mask.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로