$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

CMOS low power mixed voltage bidirectional I/O buffer 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/0175
출원번호 US-0016574 (1993-02-10)
발명자 / 주소
  • Assar Mahmud (Morgan Hill CA) Agarwal Prakash C. (San Jose CA) Bril Vlad (Campbell CA)
출원인 / 주소
  • Cirrus Logic, Inc. (Fremont CA 02)
인용정보 피인용 횟수 : 98  인용 특허 : 0

초록 ▼

This invention describes the design and implementation of a low power CMOS bidirectional I/O buffer that translates low voltage core logic level signals into the highest logic level signals to drive the final output stage which outputs a selectable logic level signal. The invention further translate

대표청구항 ▼

In an output buffer for connecting a CMOS chip having a circuit operating from a power supply at a first voltage to a second device operating from a power supply at a second voltage, wherein said output buffer includes a pair of voltage converters for converting data and output enable signals from t

이 특허를 인용한 특허 (98)

  1. Byrne Timothy Gerard,IEX ; Morley Brian T.,IEX, 5v tolerant I/O circuit.
    상세보기
  2. Eric J. Swanson, Analog to digital converter having digital signal processing with a negative logic supply rail.
    상세보기
  3. Jeffrey Smith E. ; Kelly Timothy W. ; Kiss Stephen W. ; Self Keith M., Apparatus for receiving/transmitting signals in an input/output pad buffer cell.
    상세보기
  4. Beard, Paul, Battery powered device with dynamic power and performance management.
    상세보기
  5. Beard, Paul, Battery powered device with dynamic power and performance management.
    상세보기
  6. Motamed, Ali; Mohapatra, Subrat, Bi-directional buffer and method for bi-directional buffering that reduce glitches due to feedback.
    상세보기
  7. Aranovsky, Anatoly, Bi-directional buffer for open-drain or open-collector bus.
    상세보기
  8. Aranovsky, Anatoly, Bi-directional buffer with level shifting.
    상세보기
  9. Ng Richard ; Mottier Matthew Duane ; Janssen John Jerome, Bidirectional voltage translator.
    상세보기
  10. Baxter Glenn A. ; Buch Kiran B. ; Pang Raymond C. ; Law Edwin S., Boundary scan chain with dedicated programmable routing.
    상세보기
  11. Chen Deng-Yuan David ; Ahmad Waseem, Buffer and method for transferring data therein.
    상세보기
  12. Li, Xianxin, Bus relay and voltage shifter without direction control input.
    상세보기
  13. Hinedi Fahd ; Cases Moises ; Dutta Satyajit ; Dennard Robert Heath, Circuit and method for voltage level translation utilizing a bias generator.
    상세보기
  14. Schutte Herman (Eindhoven NLX), Circuit comprising a data communication bus.
    상세보기
  15. Dong Kyeun Kim KR; Jong Hoon Park KR; San Ha Park KR, Data I/O buffer control circuit.
    상세보기
  16. Cho Kyu Seok,KRX, Data input buffer.
    상세보기
  17. Leung Wingyu ; Lee Winston ; Hsu Fu-Chieh, Data processing system with master and slave devices and asymmetric signal swing bus.
    상세보기
  18. Shiffer ; II James D. ; Wong Jeffrey F., Digital integrated circuit buffer digital device and method for buffering data.
    상세보기
  19. Beard Paul (Milpitas CA), Dynamically switchable power supply.
    상세보기
  20. Marotta, Giulio-Giuseppe; D'Ambrosio, Elio, Enhanced protection for input buffers of low-voltage flash memories.
    상세보기
  21. Marotta, Giulio-Giuseppe; D'Ambrosio, Elio, Enhanced protection for input buffers of low-voltage flash memories.
    상세보기
  22. Marotta,Giulio Giuseppe; D'Ambrosio,Elio, Enhanced protection for input buffers of low-voltage flash memories.
    상세보기
  23. Goodell, Trenor F.; Richards, Jennifer, FET switch with overvoltage protection.
    상세보기
  24. Goetting F. Erich ; Frake Scott O. ; Kondapalli Venu M. ; Young Steven P., FPGA with a plurality of I/O voltage levels.
    상세보기
  25. Goetting F. Erich ; Frake Scott O. ; Kondapalli Venu M. ; Young Steven P., FPGA with a plurality of I/O voltage levels.
    상세보기
  26. F. Erich Goetting ; Scott O. Frake ; Venu M. Kondapalli ; Steven P. Young, FPGA with a plurality of input reference voltage levels.
    상세보기
  27. Goetting F. Erich ; Frake Scott O. ; Kondapalli Venu M. ; Young Steven P., FPGA with a plurality of input reference voltage levels.
    상세보기
  28. Goetting F. Erich ; Frake Scott O. ; Kondapalli Venu M. ; Young Steven P., FPGA with a plurality of input reference voltage levels grouped into sets.
    상세보기
  29. Doyle, Alan T., Graduated sensory alert for a perimeter security system.
    상세보기
  30. Law Edwin S. ; Buch Kiran B. ; Baxter Glenn A. ; Pang Raymond C., Hardwire logic device emulating an FPGA.
    상세보기
  31. Edwin S. Law ; Kiran B. Buch ; Glenn A. Baxter ; Raymond C. Pang, Hardwire logic device emulating any of two or more FPGAs.
    상세보기
  32. Khan,Naveed, High speed buffered level-up shifters.
    상세보기
  33. Lutley, James W., High voltage output buffer using low voltage transistors.
    상세보기
  34. McClintock, Cameron; Cliff, Richard G.; Wang, Bonnie I., I/O cell configuration for multiple I/O standards.
    상세보기
  35. McClintock, Cameron; Cliff, Richard G.; Wang, Bonnie I., I/O cell configuration for multiple I/O standards.
    상세보기
  36. McClintock,Cameron; Cliff,Richard G.; Wang,Bonnie I., I/O cell configuration for multiple I/O standards.
    상세보기
  37. Chu Ke-Cheng,TWX, Input buffer circuit.
    상세보기
  38. Wang, Chua-Chin; Lee, Tzung-Je; Huang, Kuo-Chan; Chang, Tie-Yan, Input output device for mixed-voltage tolerant.
    상세보기
  39. Goetting F. Erich ; Frake Scott O. ; Kondapalli Venu M., Input/output buffer supporting multiple I/O standards.
    상세보기
  40. Taniguchi Hideki,JPX, Input/output circuit.
    상세보기
  41. Jeffrey Hubert Sloan, Input/output circuit having up-shifting circuitry for accommodating different voltage signals.
    상세보기
  42. Oishi, Hideo; Seike, Tadayoshi; Hirofuji, Masanori, Input/output circuit of semiconductor integrated circuit.
    상세보기
  43. Michael J. Peters ; Richard L. Collins ; David M. Musolf ; Patrick R. Bashford ; Bradley J. Wright, Integrated circuit I/O pad cell modeling.
    상세보기
  44. Lee Jae-Yup,KRX, Integrated circuit buffers having reduced power consumption requirements.
    상세보기
  45. Kakoschke, Ronald; Nirschl, Thomas; Schmitt-Landsiedel, Doris, Integrated circuit having a drive circuit.
    상세보기
  46. Pantelakis Dimitris C. ; Lau Wai Tong, Integrated circuit having a high speed clock input buffer.
    상세보기
  47. Turner John, Integrated circuit with both clamp protection and high impedance protection from input overshoot.
    상세보기
  48. John E. Turner ; Rakesh H. Patel, Interface for low-voltage semiconductor devices.
    상세보기
  49. Masaki Satoru (Kawasaki JPX) Yamamoto Akinori (Kawasaki JPX) Seki Fusao (Kawasaki JPX) Asami Fumitaka (Kawasaki JPX) Ohno Kazuo (Kasugai JPX) Imai Masao (Kasugai JPX) Udo Shinya (Satsuma-gun JPX), Level converter for CMOS 3V to from 5V.
    상세보기
  50. Hayashi, Hirokatsu; Takahashi, Toshiro, Level shift circuit and semiconductor integrated circuit.
    상세보기
  51. Hayashi, Hirokatsu; Takahashi, Toshiro, Level shift circuit and semiconductor integrated circuit.
    상세보기
  52. Coughlin ; Jr. Terry C. ; Lawson William F. ; Milewski Joseph M., Level shifting CMOS I/O buffer.
    상세보기
  53. Ohara Kazutake,JPX, Logic synthesis method and semiconductor integrated circuit.
    상세보기
  54. Ohara, Kazutake, Logic synthesis method and semiconductor integrated circuit.
    상세보기
  55. Ohara Kazutake,JPX, Logic synthesis method, semiconductor integrated circuit and arithmetic circuit.
    상세보기
  56. Ohara Kazutake,JPX, Logic synthesis method, semiconductor integrated circuit and arithmetic circuit.
    상세보기
  57. Mann Eric N., Low distortion level shifter.
    상세보기
  58. Bialas ; Jr. John S. ; Gersbach John E. ; London Charles R., Low power voltage translation circuit.
    상세보기
  59. Leung, Wingyu; Lee, Winston; Hsu, Fu-Chieh, Memory array with read/write methods.
    상세보기
  60. Abadeer Wagdi W. ; Braceras George Maria ; Connor John ; Evans Donald Albert, Method and apparatus for protecting circuits subjected to high voltage.
    상세보기
  61. Torres,Cynthia A.; Matthews,Lloyd P., Method and circuit for maintaining I/O pad characteristics across different I/O supply voltages.
    상세보기
  62. Hanna, Sherif; Landry, Greg J.; ReFalo, Alan; Vijayaraghavan, Jeyenth, Method and circuitry to translate a differential logic signal to a CMOS logic signal.
    상세보기
  63. Toshihide Nagatome JP, Method and system for emulating computer-controlled apparatus.
    상세보기
  64. Johnson Scott D., Method for capturing ASIC I/O pin data for tester compatibility analysis.
    상세보기
  65. Vashi Mehul ; Buch Kiran, Method for verifying timing in a hard-wired IC device modeled from an FPGA.
    상세보기
  66. Vashi, Mehul; Buch, Kiran, Method for verifying timing in a hard-wired IC device modeled from an FPGA.
    상세보기
  67. Baxter Glenn A. ; Buch Kiran B. ; Pang Raymond C. ; Law Edwin S., Method of implementing a boundary scan chain.
    상세보기
  68. Cao Tai (Austin TX) Dutta Satyajit (Austin TX) Nguyen Thai Quoc (Austin TX) Trinh Thanh Doan (Austin TX) Walls Lloyd Andre (Austin TX), Mixed voltage interface converter.
    상세보기
  69. Ranjan Nalini, Mixed voltage, multi-rail, high drive, low noise, adjustable slew rate input/output buffer.
    상세보기
  70. Monty Aaron Forehand, Multi-voltage power-up stable input/output buffer circuit in a disc drive.
    상세보기
  71. Austin John Stephen (Burlington VT) Stout Douglas Willard (Milton VT), Off-chip driver for mixed voltage applications.
    상세보기
  72. Taniguchi Hideki,JPX, Output buffer circuit.
    상세보기
  73. Matthews, Lloyd P., Output buffer circuit and method of operation.
    상세보기
  74. Kang Hee-Bok,KRX ; Kim Dae-Hui,KRX, Output buffer control circuit that performs high speed operation by generating a predetermined width of a pulse based on an output control signal.
    상세보기
  75. Taguchi, Takashi; Ideno, Hiroyuki, Output circuit and output control system.
    상세보기
  76. Patel, Rakesh H.; Turner, John E.; Wong, Wilson, Overvoltage-tolerant interface for integrated circuits.
    상세보기
  77. Rakesh H. Patel ; John E. Turner ; Wilson Wong, Overvoltage-tolerant interface for integrated circuits.
    상세보기
  78. Patel Rakesh H. ; Turner John E. ; Wong Wilson, Overvoltage-tolerant interface for intergrated circuits.
    상세보기
  79. Gulick Dale E., PC chipset with integrated clock synthesizer.
    상세보기
  80. Doyle, Alan T., Perimeter security system.
    상세보기
  81. Masleid, Robert Paul, Power efficient multiplexer.
    상세보기
  82. Masleid, Robert Paul, Power efficient multiplexer.
    상세보기
  83. Waldrop, William Chad; Penney, Daniel, Pre-driver logic.
    상세보기
  84. Baxter Glenn A. ; Buch Kiran B. ; Law Edwin S., Programmable I/O cell with dual boundary scan.
    상세보기
  85. Baxter Glenn A. ; Buch Kiran B. ; Law Edwin S., Programmable IC with gate array core and boundary scan capability.
    상세보기
  86. Tran, Huan Huu; Richmond, Gregory Jon, Programmable IO architecture.
    상세보기
  87. Wong Wilson, Programmable PCI overvoltage input clamp.
    상세보기
  88. Bril Vlad ; Kenkare Sagar Waman ; Ho Thomas Shieh-Luen ; Strauss Edmund Christian, Programmable core-voltage solution for a video controller.
    상세보기
  89. Austin H. Lesea, Realizing analog-to-digital converter on a digital programmable integrated circuit.
    상세보기
  90. Lesea Austin H., Realizing analog-to-digital converter on a digital programmable integrated circuit.
    상세보기
  91. Callahan ; Jr. Michael J. ; Ludden Christopher A., Signal driver circuit for liquid crystal displays.
    상세보기
  92. Shieh Sui Ping ; Parvarandeh Pirooz ; Bingham David, Single output transistor output stage for interface applications.
    상세보기
  93. Shay Michael J. (Arlington TX) Koether Mark D. (Grand Prairie TX), Supply and interface configurable input/output buffer.
    상세보기
  94. Tran,Nghia; Li,Ying Xuan; Balicki,Janusz; Costello,John, System for coupling programmable logic device to external circuitry which selects a logic standard and uses buffers to modify output and input signals accordingly.
    상세보기
  95. Patel Rakesh H. ; Turner John E., Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions.
    상세보기
  96. Patel, Rakesh H.; Turner, John E., Technique of fabricating integrated circuits having interfaces compatible with different operating voltage conditions.
    상세보기
  97. Ranjan Nalini ; Sribhashyam Sarathy, Voltage tolerant buffer.
    상세보기
  98. Zaliznyak Arch, Voltage translator.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로