$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"

특허 상세정보

Method of and apparatus for constructing a control system and control system created thereby

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G05B-013/02    G05B-011/01   
미국특허분류(USC) 364/148 ; 364/141 ; 364/DIG ; 2 ; 364/9269
출원번호 US-0693936 (1991-04-29)
발명자 / 주소
인용정보 피인용 횟수 : 69  인용 특허 : 0
초록

A method of and apparatus for constructing a control system and a control system created thereby which is based on a finite state machine with constant code (FSMcc). An input preprocessor module normalizes input signals as required by the FSMcc logical processing unit. An output postprocessor module changes the normalized finite state machine outputs to real signals required by the controlled process or apparatus. The input preprocessor allows for a different finite state machine required for an application to be executed by the same constant code contai...

대표
청구항

A method of specifying a control system for a process or an apparatus to be controlled comprising: a) identifying one or more detectable conditions associated with the controlled process or apparatus; b) providing a separate input name for each detectable condition wherein the presence of the respective detectable condition is indicated by the respective name having an asserted value; c) storing the input names; d) identifying one or more control actions which can be taken to control the process or apparatus; e) providing a separate output name for each ...

이 특허를 인용한 특허 피인용횟수: 69

  1. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2013028380884.
  2. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2015049015352.
  3. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2014048706916.
  4. Ramchandran, Amit. Adaptable datapath for a digital processing system. USP2009107606943.
  5. Shah Sunil C.. Adaptation to unmeasured variables. USP2001056230062.
  6. Sunil C. Shah. Adaptation to unmeasured variables. USP2002066404581.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2015109164952.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J.. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543795.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098533431.
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements. USP2013098543794.
  11. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James. Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements. USP2013018356161.
  12. Master, Paul L.; Uvacek, Bohumir. Apparatus and method for adaptive multimedia reception and transmission in communication environments. USP2015049002998.
  13. Yasutake Kouichi (Kyoto JPX) Sanada Norio (Kobe JPX). Apparatus and method for synthesizing program specification from independent sets of tables. USP1997095668978.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2016059330058.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2014118880849.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements. USP2012088250339.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements. USP2017039594723.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John. Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements. USP2012078225073.
  19. Bobrow Daniel G. ; Saraswat Vijay A. ; Gupta Vineet. Automatic construction of digital controllers/device drivers for electro-mechanical systems using component models. USP1998115831853.
  20. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James. Communications module, device, and method for implementing a system acquisition function. USP2009117620097.
  21. Master,Paul L.; Scheuermann,W. James. Configurable finite state machine for operation of microinstruction providing execution enable control value. USP2007067231508.
  22. Master, Paul L.; Watson, John. Configurable hardware based digital imaging apparatus. USP2009107609297.
  23. Scheuermann, W. James; Hogenauer, Eugene B.. Control node for multi-core system. USP20190110185502.
  24. Chowdhury, Atish Datta; Chaturvedi, Namit; Balasubramanian, Meenakshi; Ganesh, Arul. Decentralized access control framework. USP2012048166532.
  25. Vanspauwen, Niels. Determining large-scale finite state machines using constraint relaxation. USP2014128903699.
  26. Vanspauwen, Niels. Determining large-scale finite state machines using constraint relaxation. USP2012098265920.
  27. Authement, Shawn P.; Bosien, Kevin A.; Drinnan, David S.; Excoffier, Franck; Vo, Nhan Q.; Walls, Andrew D.. Dynamically modifiable component model. USP2016119501591.
  28. Furtek, Frederick Curtis; Master, Paul L.. External memory controller. USP2012098266388.
  29. Furtek, Frederick Curtis; Master, Paul L.. External memory controller node. USP2014078769214.
  30. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077984247.
  31. Furtek, Fredrick Curtis; Master, Paul L.. External memory controller node. USP2011077979646.
  32. Fromherz Markus P. J.. Generic method for automatically generating finite-state machines for schedudling from print engine capabilities. USP1998115835688.
  33. Fromherz Markus P. J. ; Layer Sue. Generic method for scheduling print engines using print engine capabilities. USP1998075781710.
  34. Fromherz Markus P. J. (Palo Alto CA). Generic system for describing and using resources for print engine scheduling. USP1997095668942.
  35. Scheuermann,Walter James. Hardware implementation of the secure hash standard. USP2009027489779.
  36. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2017059665397.
  37. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2012068200799.
  38. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2010017653710.
  39. Scheuermann, W. James; Hogenauer, Eugene B.. Hardware task manager. USP2014078782196.
  40. Vanspauwen, Niels. Large scale finite state machines. USP2010087783997.
  41. Vanspauwen, Niels. Large scale finite state machines. USP2013058448106.
  42. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2013058442096.
  43. Sambhwani, Sharad; Heidari, Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2010027668229.
  44. Sambhwani,Sharad; Heidari,Ghobad. Low I/O bandwidth method and system for implementing detection and identification of scrambling codes. USP2009037512173.
  45. Birkner, Marc; Giraud, Jean-Luc; Talvard, Laurent. Method and device for controlling a portable object life cycle, in particular a smart card. USP2010037681029.
  46. Master, Paul L.. Method and system for achieving individualized protected space in an operating system. USP2010027660984.
  47. Master, Paul L.. Method and system for creating and programming an adaptive computing engine. USP2011017865847.
  48. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2015059037834.
  49. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2016079396161.
  50. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2013118589660.
  51. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L.. Method and system for managing hardware resources to implement system functions using an adaptive computing architecture. USP2010077752419.
  52. McKiel ; Jr. Frank Albert (Trophy Club TX). Method and system for processing logic blocks in a data processing system. USP1997065640557.
  53. Smith, William G.. Method and system for real-time control of sampling instruments in a batch operation. USP2004026697740.
  54. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2014078767804.
  55. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2012088249135.
  56. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107809050.
  57. Scheuermann, W. James. Method and system for reconfigurable channel coding. USP2010107822109.
  58. Fromherz Markus P. J.. Method for automatically deriving print engine capabilities for incremental scheduling from compositional print engine m. USP1998065771339.
  59. Shah, Sunil C.. Method for control of a plant. USP2004066745087.
  60. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn. Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information. USP2009017478031.
  61. Balasubramanian, Meenakshi; Ganesh, Arul; Chaturvedi, Namit; Chowdhury, Atish Datta. Policy language and state machine model for dynamic authorization in physical access control. USP2010127853987.
  62. Master, Paul L.. Profiling of software and circuit designs utilizing data operation analyses. USP2012098276135.
  63. Mergard Jim. Programmable state machine. USP2001126327508.
  64. O'Connor Dennis. Programmable state machine employing a cache-like arrangement. USP1999055905902.
  65. Master,Paul L.; Watson,John. Storage and delivery of device features. USP2009027493375.
  66. Master, Paul L.; Watson, John. System for adapting device standards after manufacture. USP2009107602740.
  67. Master, Paul L.; Watson, John. System for authorizing functionality in adaptable hardware devices. USP201109E042743.
  68. Fromherz Markus P. J. (Palo Alto CA). System for automatically configuring print engine software from print engine module capabilities. USP1997125694529.
  69. Katragadda, Ramana; Spoltore, Paul; Howard, Ric. Task definition for specifying resource requirements. USP2012018108656.