$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electrically reprogrammable nonvolatile memory device 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-045/00
출원번호 US-0795500 (1991-11-21)
우선권정보 JP-0318733 (1990-11-22)
발명자 / 주소
  • Kishimoto Yoshio (Hirakata JPX) Suzuki Masaaki (Hirakata JPX)
출원인 / 주소
  • Matsushita Electric Industrial Co., Ltd. (Osaka JPX 03)
인용정보 피인용 횟수 : 283  인용 특허 : 0

초록

An electrically plastic device comprising an amorphous silicon semiconductor layer including movable dopant formed between a pair of electrodes and; at least one gate electrode formed on said amorphous silicon semiconductor layer through an insulation layer or a high resistance layer; whereby the op

대표청구항

An electrically plastic device comprising: a pair of electrodes; an amorphous silicon semiconductor layer comprising a movable dopant support layer for imparting the electronic conductivity of said amorphous silicon semiconductor layer, said amorphous silicon semiconductor layer formed between said

이 특허를 인용한 특허 (283)

  1. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  2. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  3. Daley, Jon; Campbell, Kristy A.; Brooks, Joseph F., Access transistor for memory device.
  4. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Addressable and electrically reversible memory switch.
  5. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  6. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  7. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  8. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  9. Li, Jiutao, Agglomeration elimination for metal sputter deposition of chalcogenides.
  10. Ikarashi, Minoru; Aratani, Katsuhisa, Amorphous semiiconductor layer memory device.
  11. Kumar, Tanmay, Amorphous silicon RRAM with non-linear device and operation.
  12. Moore, John, Apparatus and method for dual cell common electrode PCRAM memory device.
  13. Campbell,Kristy A., Assemblies displaying differential negative resistance.
  14. Campbell, Kristy A., Assemblies displaying differential negative resistance, semiconductor constructions, and methods of forming assemblies displaying differential negative resistance.
  15. Kuo, Harry; Nazarian, Hagop; Nguyen, San Thanh, Capacitive discharge programming for two-terminal memory cells.
  16. Moore, John T.; Gilton, Terry L., Chalcogenide comprising device.
  17. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Brooks, Joseph F., Chalcogenide glass constant current device, and its method of fabrication and operation.
  18. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Brooks, Joseph F., Chalcogenide glass constant current device, and its method of fabrication and operation.
  19. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Brooks, Joseph F., Chalcogenide glass constant current device, and its method of fabrication and operation.
  20. Campbell,Kristy A., Chalcogenide-based electrokinetic memory element and method of forming the same.
  21. Grigorian Leonid ; Eklund Peter ; Fang Shaoli, Clathrate structure for electronic and electro-optic applications.
  22. Li, Jiutao; McTeer, Allen; Herdt, Gregory; Doan, Trung T., Co-sputter deposition of metal-doped chalcogenides.
  23. Li,Jiutao; McTeer,Allen; Herdt,Gregory; Doan,Trung T., Co-sputter deposition of metal-doped chalcogenides.
  24. Li,Jiutao; McTeer,Allen; Herdt,Gregory; Doan,Trung T., Co-sputter deposition of metal-doped chalcogenides.
  25. Nejad,Hasan; Seyyedy,Mirmajid, Columnar 1T-N memory cell structure.
  26. Hush, Glen; Baker, Jake, Complementary bit PCRAM sense amplifier and method of operation.
  27. Hush, Glen; Baker, Jake, Complementary bit PCRAM sense amplifier and method of operation.
  28. Hush,Glen; Baker,Jake, Complementary bit resistance memory sensor and method of operation.
  29. Jo, Sung Hyun, Conductive path in switching material in a resistive random access memory device and control.
  30. Jo, Sung Hyun, Conductive path in switching material in a resistive random access memory device and control.
  31. Campbell, Kristy A., Continuously variable resistor.
  32. Jo, Sung Hyun; Lu, Wei, Device switching using layered device structure.
  33. Jo, Sung Hyun; Lu, Wei, Device switching using layered device structure.
  34. Jo, Sung Hyun; Lu, Wei, Device switching using layered device structure.
  35. Campbell, Kristy A., Differential negative resistance memory.
  36. Campbell,Kristy A., Differential negative resistance memory.
  37. Campbell,Kristy A., Differential negative resistance memory.
  38. Herner, Scott Brad; Nazarian, Hagop, Disturb-resistant non-volatile memory device and method.
  39. Herner, Scott Brad, Disturb-resistant non-volatile memory device using via-fill and etchback technique.
  40. Herner, Scott Brad, Disturb-resistant non-volatile memory device using via-fill and etchback technique.
  41. Hush, Glen; Duesman, Kevin G.; Casper, Steve, Dual write cycle programmable conductor memory system and method of operation.
  42. Maxwell, Steven Patrick, Electrode structure for a non-volatile memory device and method.
  43. Moore, John T.; Brooks, Joseph F., Electrode structure for use in an integrated circuit.
  44. Moore,John T.; Brooks,Joseph F., Electrode structure for use in an integrated circuit.
  45. Majima, Yutaka; Teranishi, Toshiharu; Azuma, Yasuo; Sakamoto, Masanori; Kano, Shinya; Hurtado Salinas, Daniel Eduardo, Electronic element.
  46. Li, Jiutao; McTeer, Allen, Elimination of dendrite formation during metal/chalcogenide glass deposition.
  47. Li, Jiutao; McTeer, Allen, Elimination of dendrite formation during metal/chalcogenide glass deposition.
  48. Liu, Jun, Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication.
  49. Liu, Jun, Enhanced memory density resistance variable memory cells, arrays, devices and systems including the same, and methods of fabrication.
  50. Campbell,Kristy A.; Moore,John T.; Gilton,Terry L., Fabrication of single polarity programmable resistance structure.
  51. Fu, Kai-Mei; Strachan, John Paul; Beausoleil, Raymond; Borghetti, Julien, Fast time-tagged event detection using resistive switching devices.
  52. Asnaashari, Mehdi; Nazarian, Hagop; Nguyen, Sang, Field programmable gate array utilizing two-terminal non-volatile memory.
  53. Nazarian, Hagop; Nguyen, Sang Thanh; Kumar, Tanmay, Field programmable gate array utilizing two-terminal non-volatile memory.
  54. Nazarian, Hagop; Nguyen, Sang Thanh; Kumar, Tanmay, Field programmable gate array utilizing two-terminal non-volatile memory.
  55. Nazarian, Hagop; Jo, Sung Hyun, Filamentary based non-volatile resistive memory device and method.
  56. Nazarian, Hagop; Jo, Sung Hyun, Filamentary based non-volatile resistive memory device and method.
  57. Mandell, Aaron; Perlman, Andrew, Floating gate memory device using composite molecular material.
  58. Li, Jiutao; Hampton, Keith; McTeer, Allen, Forming a memory device using sputtering to deposit silver-selenide film.
  59. Jo, Sung Hyun, Guided path for forming a conductive filament in RRAM.
  60. Jo, Sung Hyun, Guided path for forming a conductive filament in RRAM.
  61. Jo, Sung Hyun, Hereto resistive switching material layer in RRAM device and method.
  62. Jo, Sung Hyun, Hetero resistive switching material layer in RRAM device and method.
  63. Jo, Sung Hyun, Hetero-switching layer in a RRAM device and method.
  64. Jo, Sung Hyun, Hetero-switching layer in a RRAM device and method.
  65. Nguyen, Sang; Nazarian, Hagop, High operating speed resistive random access memory.
  66. Li, Jiutao; McTeer, Allen, Integrated circuit device and fabrication using metal-doped chalcogenide materials.
  67. Li, Jiutao; McTeer, Allen, Integrated circuit device and fabrication using metal-doped chalcogenide materials.
  68. Li, Jiutao; McTeer, Allen, Integrated circuit device and fabrication using metal-doped chalcogenide materials.
  69. Jo, Sung Hyun; Nazarian, Hagop; Lu, Wei, Interface control for improved switching in RRAM.
  70. Jo, Sung Hyun; Nazarian, Hagop; Lu, Wei, Interface control for improved switching in RRAM.
  71. Campbell, Kristy A.; Li, Jiutao; McTeer, Allen; Moore, John T., Layered resistance variable memory device and method of fabrication.
  72. Campbell, Kristy A.; Li, Jiutao; McTeer, Allen; Moore, John T., Layered resistance variable memory device and method of fabrication.
  73. Campbell,Kristy A.; Li,Jiutao; McTeer,Allen; Moore,John T., Layered resistance variable memory device and method of fabrication.
  74. Maxwell, Steven Patrick, Line and space architecture for a non-volatile memory device.
  75. Sun, Xin; Jo, Sung Hyun; Kumar, Tanmay, Low temperature P+ polycrystalline silicon material for non-volatile memory device.
  76. Sun, Xin; Jo, Sung Hyun; Kumar, Tanmay, Low temperature P+ polycrystalline silicon material for non-volatile memory device.
  77. Herner, Scott Brad, Low temperature fabrication method for a three-dimensional memory device and structure.
  78. Clark, Mark Harold, Low temperature p+ silicon junction material for a non-volatile memory device.
  79. Nazarian, Hagop; Jo, Sung Hyun; Lu, Wei, Memory array architecture with two-terminal memory cells.
  80. Daley,Jon, Memory array for increased bit density.
  81. Daley, Jon, Memory array for increased bit density and method of forming the same.
  82. Li,Li; Li,Jiutao, Memory cell intermediate structure.
  83. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  84. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  85. Krieger, Juri H.; Yudanov, Nikolai, Memory device.
  86. Krieger, Juri H.; Yudanoy, Nikolai, Memory device.
  87. Moore, John T.; Campbell, Kristy A., Memory device and methods of controlling resistance variation and resistance profile drift.
  88. Campbell, Kristy A., Memory device incorporating a resistance variable chalcogenide element.
  89. Krieger, Juri H.; Yudanov, N. F., Memory device with a self-assembled polymer film and method of making the same.
  90. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active and passive layers.
  91. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active passive layers.
  92. Campbell,Kristy A., Memory device with switching glass layer.
  93. Moore,John T.; Gilton,Terry L., Memory device, programmable resistance memory cell and memory array.
  94. Daley, Jon; Brooks, Joseph F., Memory elements having patterned electrodes and method of forming the same.
  95. Daley, Jon; Brooks, Joseph F., Memory elements having patterned electrodes and method of forming the same.
  96. Wu, Wei; Strachan, John Paul; Williams, R. Stanley; Florentino, Marco; Wang, Shih-Yuan; Quitoriano, Nathaniel J.; Cho, Hans S.; Borghetti, Julien; Mathai, Sagi Varghese, Memristive device.
  97. Daley,Jon, Method and apparatus for accessing a memory array.
  98. Nevin,Donald, Method and apparatus for large scale storage of electrical potential.
  99. Campbell,Kristy A., Method and apparatus for providing color changing thin film material.
  100. Campbell,Kristy A., Method and apparatus for resistance variable material cells.
  101. Casper, Stephen L.; Duesman, Kevin; Hush, Glen, Method and apparatus for sensing resistive memory state.
  102. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  103. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  104. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  105. Hush, Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  106. Hush,Glen, Method and apparatus providing a cross-point memory array using a variable resistance memory cell and capacitance.
  107. Lu, Wei, Method and structure of monolithically integrated IC and resistive memory using IC foundry-compatible processes.
  108. Li,Li; Li,Jiutao, Method for filling via with metal.
  109. Herner, Scott Brad, Method for forming stackable non-volatile resistive switching memory devices.
  110. Gilton, Terry L.; Moore, John T., Method for programming a memory cell.
  111. Maxwell, Steven Patrick; Jo, Sung-Hyun, Method for silver deposition for a non-volatile memory device.
  112. Maxwell, Steven Patrick; Jo, Sung-Hyun; Herner, Scott Brad, Method for silver deposition for a non-volatile memory device.
  113. Moore,John T.; Brooks,Joseph F., Method of fabricating an electrode structure for use in an integrated circuit.
  114. Moore, John, Method of fabricating dual PCRAM cells sharing a common electrode.
  115. Campbell,Kristy A., Method of forming a PCRAM device incorporating a resistance-variable chalocogenide element.
  116. Moore, John T.; Gilton, Terry L., Method of forming a chalcogenide comprising device.
  117. Brooks,Joseph F., Method of forming a chalcogenide material containing device.
  118. Brooks,Joseph F., Method of forming a chalcogenide material containing device.
  119. Campbell,Kristy A.; Gilton,Terry L.; Moore,John T., Method of forming a memory cell.
  120. Campbell, Kristy A., Method of forming a memory device incorporating a resistance variable chalcogenide element.
  121. Campbell, Kristy A., Method of forming a memory device incorporating a resistance variable chalcogenide element.
  122. Campbell, Kristy A., Method of forming a memory device incorporating a resistance-variable chalcogenide element.
  123. Moore, John T.; Gilton, Terry L., Method of forming a non-volatile resistance variable device.
  124. Campbell,Kristy A.; Moore,John T., Method of forming a programmable memory cell and chalcogenide structure.
  125. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of forming a resistance variable memory element.
  126. Campbell, Kristy A., Method of forming a variable resistance memory device comprising tin selenide.
  127. Gilton, Terry L., Method of forming and storing data in a multiple state memory cell.
  128. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Li, Jiutao, Method of forming chalcogenide comprising devices.
  129. Campbell, Kristy A.; Moore, John T., Method of forming chalcogenide comprising devices and method of forming a programmable memory cell of memory circuitry.
  130. Campbell, Kristy A.; Moore, John T., Method of forming chalcogenide comprising devices, method of forming a programmable memory cell of memory circuitry, and a chalcogenide comprising device.
  131. Moore, John T., Method of forming chalcogenide comprising devices, method of precluding diffusion of a metal into adjacent chalcogenide material, and chalcogenide comprising devices.
  132. Moore,John T.; Brooks,Joseph F., Method of forming electrode structure for use in an integrated circuit.
  133. Moore, John T., Method of forming integrated circuitry, method of forming memory circuitry, and method of forming random access memory circuitry.
  134. Campbell,Kristy A.; Moore,John T., Method of forming non-volatile resistance variable devices and method of forming a programmable memory cell of memory circuitry.
  135. Harshfield,Steven T.; Wright,David Q., Method of making a memory cell.
  136. Moore, John T.; Campbell, Kristy A.; Gilton, Terry L., Method of manufacture of a PCRAM memory cell.
  137. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of manufacture of a PCRAM memory cell.
  138. Moore,John T.; Campbell,Kristy A.; Gilton,Terry L., Method of manufacture of a resistance variable memory cell.
  139. Gilton,Terry L., Method of manufacture of programmable conductor memory.
  140. Gilton, Terry L., Method of manufacture of programmable switching circuits and memory cells employing a glass layer.
  141. Hush,Glen; Baker,Jake, Method of operating a complementary bit resistance memory sensor.
  142. Hush,Glen; Baker,Jake, Method of operating a complementary bit resistance memory sensor and method of operation.
  143. Moore,John T.; Gilton,Terry L.; Campbell,Kristy A., Method of refreshing a PCRAM memory device.
  144. Gilton, Terry L.; Campbell, Kristy A., Method of retaining memory state in a programmable conductor RAM.
  145. Gilton, Terry L.; Campbell, Kristy A., Method of retaining memory state in a programmable conductor RAM.
  146. Campbell, Kristy A.; Moore, John; Gilton, Terry L.; Brooks, Joseph F., Method to alter chalcogenide glass for improved switching characteristics.
  147. Moore, John T.; Gilton, Terry L., Method to manufacture a buried electrode PCRAM cell.
  148. Campbell, Kristy A., Methods and apparatus for resistance variable material cells.
  149. Gee, Harry Yue; Maxwell, Steven Patrick; Vasquez, Jr., Natividad; Clark, Mark Harold, Methods for fabricating resistive memory device switching material using ion implantation.
  150. Moore,John T.; Gilton,Terry L., Methods of forming a semiconductor memory device.
  151. Li,Li; Li,Jiutao, Methods of forming and using memory cell structures.
  152. Campbell,Kristy A., Methods of forming assemblies displaying differential negative resistance.
  153. Daley, Jon, Methods of forming memory arrays for increased bit density.
  154. Giltom, Terry L.; Campbell, Kristy A.; Moore, John T., Methods of forming non-volatile resistance variable devices and methods of forming silver selenide comprising structures.
  155. Moore, John T.; Gilton, Terry L., Methods of metal doping a chalcogenide material.
  156. Campbell,Kristy A.; Gilton,Terry L.; Moore,John T.; Brooks,Joseph F., Methods of operating and forming chalcogenide glass constant current devices.
  157. Moore, John T.; Gilton, Terry L.; Campbell, Kristy A., Methods to form a memory cell with metal-rich metal chalcogenide.
  158. Moore,John T.; Gilton,Terry L.; Campbell,Kristy A., Methods to form a memory cell with metal-rich metal chalcogenide.
  159. Kozicki, Michael N, Microelectric programmable device and methods of forming and programming the same.
  160. Kozicki, Michael N.; Mitkova, Maria, Microelectronic programmable device and methods of forming and programming the same.
  161. Kozicki,Michael N; Mitkova,Maria, Microelectronic programmable device and methods of forming and programming the same.
  162. Lu, Wei, Modeling technique for resistive random access memory (RRAM) cells.
  163. Krieger, Juri H.; Yudanov, Nikolay F., Molecular memory cell.
  164. Krieger,Juri H; Yudanov,Nicolay F, Molecular memory cell.
  165. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Molecular memory device.
  166. Narayanan, Sundar; Maxwell, Steve; Vasquez, Jr., Natividad; Gee, Harry Yue, Monolithically integrated resistive memory using integrated-circuit foundry compatible processes.
  167. Narayanan, Sundar; Maxwell, Steve; Vasquez, Jr., Natividad; Gee, Harry Yue, Monolithically integrated resistive memory using integrated-circuit foundry compatible processes.
  168. Gilton, Terry L., Multiple data state memory cell.
  169. Gilton,Terry L., Multiple data state memory cell.
  170. Gilton,Terry L., Multiple data state memory cell.
  171. Jo, Sung Hyun; Kim, Kuk-Hwan; Kumar, Tanmay, Noble metal / non-noble metal electrode for RRAM applications.
  172. Gilton, Terry L., Non-volatile memory structure.
  173. Gilton, Terry L., Non-volatile memory structure.
  174. Gilton,Terry L., Non-volatile memory structure.
  175. Gilton,Terry L., Non-volatile memory structure.
  176. Nazarian, Hagop; Nguyen, Sang, Non-volatile memory with overwrite capability and low write amplification.
  177. Moore, John T., Non-volatile resistance variable device.
  178. Campbell,Kristy A.; Moore,John T., Non-volatile resistance variable devices.
  179. Gilton,Terry L., Non-volatile resistance variable devices and method of forming same, analog memory devices and method of forming same, programmable memory cell and method of forming same, and method of structurally .
  180. Lu, Wei; Jo, Sung Hyun, Non-volatile solid state resistive switching devices.
  181. Lu, Wei; Jo, Sung Hyun, Non-volatile solid state resistive switching devices.
  182. Herner, Scott Brad, On/off ratio for non-volatile memory device and method.
  183. Herner, Scott Brad, On/off ratio for nonvolatile memory device and method.
  184. Kingsborough,Richard P.; Sokolik,Igor, Organic thin film Zener diodes.
  185. Campbell, Kristy A., PCRAM device with switching glass layer.
  186. Campbell, Kristy A., PCRAM device with switching glass layer.
  187. Harshfield,Steven T.; Wright,David Q., PCRAM memory cell and method of making same.
  188. Harshfield,Steven T.; Wright,David Q., PCRAM memory cell and method of making same.
  189. Moore, John; Baker, Jake, PCRAM rewrite prevention.
  190. Moore, John; Baker, R. Jacob, PCRAM rewrite prevention.
  191. Campbell, Kristy A., Phase change memory cell and method of formation.
  192. Campbell,Kristy A., Phase change memory cell and method of formation.
  193. Herner, Scott Brad, Pillar structure for memory device and method.
  194. Herner, Scott Brad, Pillar structure for memory device and method.
  195. Li, Li; Gilton, Terry L.; Ko, Kei-Yu; Moore, John T.; Signorini, Karen, Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes.
  196. Li,Li; Gilton,Terry L.; Ko,Kei Yu; Moore,John T.; Signorini,Karen, Plasma etching methods and methods of forming memory devices comprising a chalcogenide comprising layer received operably proximate conductive electrodes.
  197. Hardy, Trevor; Porter, Steve; Williford, Ethan; Ingram, Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  198. Hardy,Trevor; Porter,Steve; Williford,Ethan; Ingram,Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  199. Hardy,Trevor; Porter,Steve; Williford,Ethan; Ingram,Mark, Power circuits for reducing a number of power supply voltage taps required for sensing a resistive memory.
  200. Klein, Dean A., Power management control and controlling memory refresh operations.
  201. Klein, Dean A., Power management control and controlling memory refresh operations.
  202. Klein, Dean A., Power management control and controlling memory refresh operations.
  203. Daley, Jon, Process for erasing chalcogenide variable resistance memory bits.
  204. Daley,Jon, Process for erasing chalcogenide variable resistance memory bits.
  205. Gilton, Terry L., Programmable conductor memory cell structure.
  206. Gilton, Terry L., Programmable conductor memory cell structure and method therefor.
  207. Gilton, Terry L., Programmable conductor memory cell structure and method therefor.
  208. Gilton,Terry L., Programmable conductor memory cell structure and method therefor.
  209. Hush, Glen, Programmable conductor random access memory and a method for writing thereto.
  210. Casper, Stephen L.; Duesman, Kevin; Hush, Glen, Programmable conductor random access memory and method for sensing same.
  211. Kozicki,Michael N., Programmable microelectronic device, structure, and system and method of forming the same.
  212. Michael N. Kozicki, Programmable microelectronic devices and method of forming and programming same.
  213. Kozicki,Michael N.; West,William C., Programmable sub-surface aggregating metallization structure and method of making same.
  214. Lu, Wei; Jo, Sung Hyun, Rectified switching of two-terminal memory via real time filament formation.
  215. Maxwell, Steven Patrick; Jo, Sung Hyun, Reduced diffusion in metal electrode for two-terminal memory.
  216. Gilton, Terry L.; Doan, Trung T., Removable programmable conductor memory card and associated read/write device and method of operation.
  217. Gilton, Terry L., Resistance variable device.
  218. Moore,John T., Resistance variable device.
  219. Gilton, Terry L., Resistance variable device, analog memory device, and programmable memory cell.
  220. Harshfield, Steven T.; Wright, David Q., Resistance variable memory cells.
  221. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  222. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  223. Campbell,Kristy A., Resistance variable memory device and method of fabrication.
  224. Campbell, Kristy A.; Daley, Jon; Brooks, Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  225. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  226. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory device with sputtered metal-chalcogenide region and method of fabrication.
  227. Campbell, Kristy A.; Gilton, Terry L.; Moore, John T.; Li, Jiutao, Resistance variable memory devices with passivating material.
  228. Moore, John T.; Campbell, Kristy A.; Gilton, Terry L., Resistance variable memory element and its method of formation.
  229. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory element with threshold device and method of forming the same.
  230. Campbell,Kristy A.; Daley,Jon; Brooks,Joseph F., Resistance variable memory element with threshold device and method of forming the same.
  231. Campbell,Kristy A., Resistance variable memory elements and methods of formation.
  232. Campbell, Kristy A., Resistance variable memory with temperature tolerant materials.
  233. Campbell, Kristy A., Resistance variable memory with temperature tolerant materials.
  234. Campbell,Kristy A., Resistance variable memory with temperature tolerant materials.
  235. Campbell,Kristy A., Resistance variable memory with temperature tolerant materials.
  236. Campbell, Kristy A.; Moore, John T.; Gilton, Terry L., Resistance variable ‘on ’ memory.
  237. Jo, Sung Hyun; Nazarian, Hagop, Resistive RAM with preferental filament formation region and methods.
  238. Nazarian, Hagop; Kumar, Tanmay; Jo, Sung Hyun, Resistive memory cell with solid state diode.
  239. Jo, Sung Hyun; Kim, Kuk-Hwan; Kumar, Tanmay, Resistive memory device and fabrication methods.
  240. Jo, Sung Hyun; Kim, Kuk-Hwan; Kumar, Tanmay, Resistive memory device and fabrication methods.
  241. Lu, Wei, Resistive memory using SiGe material.
  242. Lu, Wei, Resistive memory using SiGe material.
  243. Nazarian, Hagop; Nguyen, Sang, Resistive random access memory equalization and sensing.
  244. Jo, Sung Hyun; Kim, Kuk-Hwan, Resistive random access memory with non-linear current-voltage relationship.
  245. Kumar, Tanmay, Resistive switching device structure with improved data retention for non-volatile memory device and method.
  246. Jo, Sung Hyun, Resistor structure for a non-volatile memory device and method.
  247. Jo, Sung Hyun, Resistor structure for a non-volatile memory device and method.
  248. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Reversible field-programmable electric interconnects.
  249. Bulovic,Vladimir; Mandell,Aaron; Perlman,Andrew, Reversible field-programmable electric interconnects.
  250. Moore,John; Baker,R. Jacob, Rewrite prevention in a variable resistance memory.
  251. Clark, Mark Harold; Vasquez, Natividad; Maxwell, Steven, Scalable RRAM device architecture for a non-volatile memory device and method.
  252. Clark, Mark Harold; Herner, Scott Brad, Seed layer for a p+ silicon germanium material for a non-volatile memory device and method.
  253. Herner, Scott Brad; Vasquez, Natividad, Selective removal method and structure of silver in resistive switching device for a non-volatile memory device.
  254. Williford,Ethan; Ingram,Mark, Sensing of resistance variable memory devices.
  255. Williford,Ethan; Ingram,Mark, Sensing of resistance variable memory devices.
  256. Lu, Wei; Jo, Sung Hyun; Kim, Kuk-Hwan, Silicon based nanoscale crossbar memory.
  257. Herner, Scott Brad, Silver interconnects for stacked non-volatile memory device and method.
  258. Li,Jiutao; Hampton,Keith; McTeer,Allen, Silver selenide film stoichiometry and morphology control in sputter deposition.
  259. Li,Jiutao; Hampton,Keith; McTeer,Allen, Silver selenide film stoichiometry and morphology control in sputter deposition.
  260. Campbell, Kristy A.; Moore, John T., Silver-selenide/chalcogenide glass stack for resistance variable memory.
  261. Campbell,Kristy A.; Moore,John T., Silver-selenide/chalcogenide glass stack for resistance variable memory.
  262. Campbell, Kristy A.; Moore, John T., Silver-selenide/chalcogenide glass stack for resistance variable memory and manufacturing method thereof.
  263. Campbell, Kristy A.; Moore, John T.; Gilton, Terry L., Single-polarity programmable resistance-variable memory element.
  264. Liu,Jun; Gilton,Terry L.; Moore,John T., Small electrode for resistance variable devices.
  265. Campbell, Kristy A., SnSe-based limited reprogrammable cell.
  266. Campbell,Kristy A., SnSe-based limited reprogrammable cell.
  267. Gilton,Terry L., Software refreshed memory device and method.
  268. Herner, Scott Brad, Stackable non-volatile resistive switching memory device.
  269. Herner, Scott Brad, Stackable non-volatile resistive switching memory device and method of fabricating the same.
  270. Herner, Scott Brad, Stackable non-volatile resistive switching memory devices.
  271. Gee, Harry Yue; Clark, Mark Harold; Maxwell, Steven Patrick; Jo, Sung Hyun; Vasquez, Jr., Natividad, Sub-oxide interface layer for two-terminal memory.
  272. Lu, Wei; Jo, Sung Hyun, Switching device having a non-linear element.
  273. Lu, Wei; Jo, Sung Hyun; Nazarian, Hagop, Switching device having a non-linear element.
  274. Gilton, Terry L., Thin film diode integrated with chalcogenide memory cell.
  275. Gilton,Terry L., Thin film diode integrated with chalcogenide memory cell.
  276. Herner, Scott Brad, Thin film transistor steering element for a non-volatile memory device.
  277. Jo, Sung Hyun; Bettinger, Joanna; Liu, Xianliang, Three-dimensional oblique two-terminal memory with enhanced electric field.
  278. Jo, Sung Hyun; Kim, Kuk-Hwan; Bettinger, Joanna, Three-dimensional two-terminal memory with enhanced electric field and segmented interconnects.
  279. Jo, Sung Hyun; Kim, Kuk-Hwan; Bettinger, Joanna, Three-dimensional two-terminal memory with enhanced electric field and segmented interconnects.
  280. Jo, Sung Hyun; Herner, Scott Brad, Two terminal resistive switching device structure and method of fabricating.
  281. Hush, Glen; Moore, John, Variable resistance memory and method for sensing same.
  282. Herner, Scott Brad, Vertical diodes for non-volatile memory device.
  283. Herner, Scott Brad, p+ Polysilicon material on aluminum for non-volatile memory device and method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로