$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Multiple-processor computer system with asynchronous execution of identical code streams 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/00
출원번호 US-0722609 (1991-06-26)
발명자 / 주소
  • Horst Robert W. (Champaign IL)
출원인 / 주소
  • Tandem Computers Incorporated (Cupertino CA 02)
인용정보 피인용 횟수 : 127  인용 특허 : 0

초록

A fault-tolerant computer system employs multiple identical CPUs executing the same instruction stream, each with their own independent memory. The multiple CPUs are loosely synchronized, as by counting events such as operating cycles and stalling any CPU ahead of others. Data output references via

대표청구항

A fault-tolerant computer system for executing an instruction stream and for providing data to external devices, comprising: a) a plurality of processors, each executing the same instruction stream, each processor having an independent clock, and each processor having a memory independent of the oth

이 특허를 인용한 특허 (127)

  1. Eldridge, Keith; Mackay, Brian; Johnson, Mark; Volk, Scott; Burke, Kenneth A.; Meskonis, Paul; Hall, Robert; Dardinski, Steven, Apparatus and method for configuring and editing a control system with live data.
  2. Griffin, Gerry; McLoughlin, Michael, Apparatus and method for two computing elements in a fault-tolerant server to execute instructions in lockstep.
  3. Long,Finbarr Denis; Ardini,Joseph; Kirkpatrick,Dana A.; O'Keeffe,Michael James, Apparatus and methods for fault-tolerant computing using a switching fabric.
  4. Edwards, Jr., John W., Apparatus and methods for identifying bus protocol violations.
  5. Eldridge, Keith; Mackay, Brian; Johnson, Mark; Volk, Scott; Burke, Kenneth A.; Meskonis, Paul; Hall, Robert; Dardinski, Steven, Apparatus for control systems with objects that are associated with live data.
  6. Michael L. Wright ; Darren Kerr ; Kenneth Michael Key ; William E. Jennings, Architecture for a process complex of an arrayed pipelined processing engine.
  7. Wright, Michael L.; Kerr, Darren; Key, Kenneth Michael; Jennings, William E., Architecture for a processor complex of an arrayed pipelined processing engine.
  8. Wright,Michael L.; Kerr,Darren; Key,Kenneth Michael; Jennings,William E., Architecture for a processor complex of an arrayed pipelined processing engine.
  9. Marshall, John William, Attribute based memory pre-fetching technique.
  10. Hillman, Robert A.; Conrad, Mark Steven, Cache coherency during resynchronization of self-correcting computer.
  11. MacLeod, John, Caching for I/O virtual address translation and validation using device drivers.
  12. Louzoun, Eliel; Ben-Shahar, Yifat, Communication between two embedded processors.
  13. Bachman, George E.; DeRemer, Robert A.; LeMert, Paul W.; Long, James C.; Weinrich, Steven M.; Wright, Julia, Component object model communication method for a control system.
  14. Eldridge, Keith; Mackay, Brian; Johnson, Mark; Volk, Scott; Burke, Kenneth A.; Meskonis, Paul; Hall, Robert; Dardinski, Steven, Control system configurator and methods with edit selection.
  15. Eldridge, Keith; Mackay, Brian; Johnson, Mark; Volk, Scott; Burke, Kenneth A.; Meskonis, Paul; Hall, Robert; Dardinski, Steven, Control system configurator and methods with object characteristic swapping.
  16. Thibault, Richard L.; Canna, Bruce S.; Couper, Gerald S., Control system methods that transfer control apparatus information over IP networks in web page-less transfers.
  17. Thibault, Richard L.; Canna, Bruce S.; Couper, Gerald S., Control system methods using value-based transfers.
  18. Eldridge, Keith; Mackay, Brian; Johnson, Mark; Volk, Scott; Burke, Kenneth A.; Meskonis, Paul; Hall, Robert; Dardinski, Steven, Control systems and methods with composite blocks.
  19. Eldridge, Keith; Mackay, Brian; Johnson, Mark; Volk, Scott; Burke, Kenneth A.; Meskonis, Paul; Hall, Robert; Dardinski, Steven, Control systems and methods with smart blocks.
  20. Eldridge, Keith; Mackay, Brian; Johnson, Mark; Volk, Scott; Burke, Kenneth A.; Meskonis, Paul; Hall, Robert; Dardinski, Steven, Control systems and methods with versioning.
  21. Doody, John W.; Long, Finbarr Denis; McLoughlin, Michael; O'Keefe, Michael James, Coordinated recalibration of high bandwidth memories in a multiprocessor computer.
  22. Neal Dan M. (Round Rock TX) Silha Edward J. (Austin TX) Thurber Steven M. (Austin TX), Data processing system including buffering mechanism for inbound and outbound reads and posted writes.
  23. Nishimura Kiyoshi,JPX ; Fuchikami Takaaki,JPX, Device for duplicating functions and a method for duplicating functions.
  24. Gschwind, Michael Karl; Salapura, Valentina, Diagnostics for transactional execution errors in reliable transactions.
  25. Gschwind, Michael Karl; Salapura, Valentina, Diagnostics for transactional execution errors in reliable transactions.
  26. Kagan, Harris D.; Hardin, David, Digital data processing apparatus and methods for improving plant performance.
  27. Potter, Kenneth H., Dynamic addressing mapping to eliminate memory resource contention in a symmetric multiprocessor system.
  28. Gschwind, Michael Karl; Salapura, Valentina, Enhancing reliability of transaction execution by using transaction digests.
  29. Gschwind, Michael Karl; Salapura, Valentina, Enhancing reliability of transaction execution by using transaction digests.
  30. Gschwind, Michael Karl; Salapura, Valentina, Enhancing reliability of transaction execution by using transaction digests.
  31. Refaeli, Jehoda; Bogenberger, Florian; Eifert, James B., Error detector in a cache memory using configurable way redundancy.
  32. Erstad,David O.; Carlson,Roy M., Error recovery in asynchronous combinational logic circuits.
  33. Gould, Christopher M.; McCann, Peter J., Event queues.
  34. Baker Stephen M. (Roseville MN) Dodson Randall L. (New Hope MN) Wright Mark E. (Minneapolis MN), FIFO fail-safe bus.
  35. Fujiwara Hirokatsu (Hadano JPX) Yamagata Ryo (Sagamihara JPX), Fault detecting apparatus for a microprocessor system.
  36. Bissett Thomas D. (Northborough MA) Fiorentino Richard D. (Carlisle MA) Glorioso Robert M. (Stow MA) McCauley Diane T. (Hopkinton MA) McCollum James D. (Whitinsville MA) Tremblay Glenn A. (Upton MA), Fault resilient/fault tolerant computing.
  37. Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
  38. Bissett Thomas D. ; Fitzgerald ; V Martin J. ; Leveille Paul A. ; McCollum James D. ; Muench Erik ; Tremblay Glenn A., Fault resilient/fault tolerant computing.
  39. Bissett Thomas D. ; Leveille Paul A. ; Muench Erik, Fault resilient/fault tolerant computing.
  40. Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
  41. Bissett Thomas Dale ; Fiorentino Richard D. ; Glorioso Robert M. ; McCauley Diane T. ; McCollum James D. ; Tremblay Glenn A. ; Troiani Mario, Fault resilient/fault tolerant computing.
  42. Thomas D. Bissett ; Paul A. Leveille ; Erik Muench, Fault resilient/fault tolerant computing.
  43. James J. McElroy ; Clark Johnson, Fault tolerant computing system using instruction counting.
  44. Doerenberg,Frank M. G.; Topic,Michael, Fault tolerant data communication network.
  45. Oguro Hiroshi,JPX ; Yamaguchi Shinichiro,JPX ; Miyazaki Yoshihiro,JPX ; Takaya Soichi,JPX ; Hiramatsu Masataka,JPX ; Akeura Nobuo,JPX, Fault-tolerant computer system.
  46. Somers, Jeffrey S.; Huang, Wen-Yi; Tetreault, Mark D.; Wegner, Timothy M., Fault-tolerant computer system with voter delay buffer.
  47. Gale, Alan; Bourdin, Christain; Cummings, Gene, Fault-tolerant data transfer.
  48. Suffin, A. Charles; Amato, Joseph S.; Joyce, Paul, Fault-tolerant maintenance bus architecture.
  49. Suffin, A. Charles, Fault-tolerant maintenance bus protocol and method for using the same.
  50. Marshall, John William; Potter, Kenneth H., Group and virtual locking mechanism for inter processor synchronization.
  51. Marshall, John William; Potter, Kenneth H., Group and virtual locking mechanism for inter processor synchronization.
  52. Aino,Shigeyuki; Yamazaki,Shigeo, Information processing apparatus.
  53. Ghameshlu, Majid; Krause, Karlheinz, Integrated circuit including duplicated synchronous and asynchronous components.
  54. Daly Francis W. ; Kuntman Daryal ; Doerenberg Frank ; McElroy James J., Integrated hazard avoidance system.
  55. Bissett Thomas D. ; Leveille Paul A. ; Muench Erik ; Tremblay Glenn A., Loosely-coupled, synchronized execution.
  56. Olson, Thomas M., Maintenance of consistent, redundant mass storage images.
  57. Suffin, A. Charles, Method and apparatus for deterministically booting a computer system having redundant components.
  58. Somers, Jeffrey; Alden, Andrew; Edwards, John, Method and apparatus for efficiently moving portions of a memory block.
  59. Gai, Silvano; Edsall, Thomas J., Method and apparatus for high-speed parsing of network messages.
  60. Gai,Silvano; Edsall,Thomas J., Method and apparatus for high-speed parsing of network messages.
  61. Bergsten, Bjorn; Mutalik, Praveen G., Method and apparatus for managing session information.
  62. Wright Michael L. ; Kerr Darren ; Key Kenneth Michael ; Jennings William E., Method and apparatus for passing data among processor complex stages of a pipelined processing engine.
  63. Thibault, Richard L.; Canna, Bruce S.; Couper, Gerald S., Method and apparatus for remote process control using applets.
  64. Olson, Thomas, Method and apparatus for storing transactional information in persistent memory.
  65. Bernick,David L.; Bruckert,William F.; Garcia,David J.; Jardine,Robert L.; Klecka,James S.; Mehra,Pankaj; Smullen,James R., Method and system executing user programs on non-deterministic processors.
  66. Barrett ; Jr. Archie Don ; Mandyam Sriram Srinivasan ; O'Krafka Brian Walter ; St. Onge Brett Adam ; Ramirez Robert James, Method and system for testing a multiprocessor data processing system utilizing a plurality of event tracers.
  67. Somers, Jeffrey S.; Tetreault, Mark D.; Wegner, Timothy M., Method and system for upgrading fault-tolerant systems.
  68. Southgate, Dale E.; Damian, Mihai; Reynolds, Peter A.; Bruckert, William F.; Klecka, James S., Method and system of bringing processors to the same computational point.
  69. Bernick,David L.; Bruckert,William F.; Garcia,David J.; Jardine,Robert L.; Mehra,Pankaj; Smullen,James R., Method and system of determining whether a user program has made a system level call.
  70. Bruckert, William F.; Garcia, David J.; Heynemann, Thomas A.; Klecka, James S.; Sprouse, Jeffrey A., Method and system of exchanging information between processors.
  71. Almy, John W.; Samuel, Jr., Frank S., Method for measuring performance of code sequences in a production system.
  72. Sanamrad, Mohammad Ali, Method, medium, and system for ensuring the quality of a service in a distributed computing environment.
  73. Tetreault,Mark, Methods and apparatus for computer bus error termination.
  74. Doll, Benno; Kostadinov, Vladimir; Eldridge, Keith E., Methods and apparatus for control configuration with control objects that are fieldbus protocol-aware.
  75. Kostadinov, Vladimir; Eldridge, Keith E., Methods and apparatus for control configuration with enhanced change-tracking.
  76. Eldridge,Keith; Meskonis,Paul; Hall,Robert; Burke,Kenneth A.; Volk,Scott; Johnson,Mark; Mackay,Brian; Dardinski,Steven, Methods and apparatus for control configuration with versioning, security, composite blocks, edit selection, object swapping, formulaic values and other aspects.
  77. Johnson, Alexander, Methods and apparatus for control using control devices that provide a virtual machine environment and that communicate via an IP network.
  78. Johnson, Alexander; Badavas, Paul C.; Christiansen, T. Eric; Hansen, Peter D.; Kinney, Thomas B.; Keyghobad, Seyamak; Ling, Bo; Thibault, Richard L., Methods and apparatus for control using control devices that provide a virtual machine environment and that communicate via an IP network.
  79. Johnson,Alexander; Badavas,Paul C.; Christiansen,T. Eric; Hansen,Peter D.; Kinney,Thomas B.; Keyghobad,Seyamak; Ling,Bo; Thibault,Richard L., Methods and apparatus for control using control devices that provide a virtual machine environment and that communicate via an IP network.
  80. Dardinski, Steven; Eldridge, Keith; Hall, Robert; Johnson, Mark; MacKay, Brian; Meskonis, Paul; Volk, Scott, Methods and apparatus for controlling object appearance in a process control configuration system.
  81. Badavas, Paul C.; Hansen, Peter D., Methods and apparatus for object-based process control.
  82. Thibault,Richard L.; Canna,Bruce S.; Couper,Gerald S., Methods and apparatus for remote process control.
  83. Thibault, Richard L.; Canna, Bruce S.; Couper, Gerald S., Methods for process control with change updates.
  84. Hanawa Makoto,JPX ; Nishimukai Tadahiko,JPX ; Nishii Osamu,JPX ; Suzuki Makoto,JPX, Multiprocessor system having distinct data bus and address bus arbiters.
  85. Sharma, Viswa; Holschbach, Roger; Stuck, Bart; Chu, William, Omni-protocol engine for reconfigurable bit-stream processing in high-speed networks.
  86. Sharma, Viswa; Holschbach, Roger; Stuck, Bart; Chu, William, Omni-protocol engine for reconfigurable bit-stream processing in high-speed networks.
  87. Key Kenneth Michael ; Wright Michael L. ; Kerr Darren ; Jennings William E. ; Nellenbach Scott, Parallel processor with debug capability.
  88. Arndt Richard Louis ; Levine Frank Eliot ; Silha Edward John ; Welbon Edward Hugh, Performance monitoring in multiprocessor system with interrupt masking.
  89. Dardinski, Steven; Eldridge, Keith; Hall, Robert; Johnson, Mark; Mackay, Brian; Meskonis, Paul; Volk, Scott, Process control configuration system with connection validation and configuration.
  90. Dardinski,Steven; Eldridge,Keith; Hall,Robert; Johnson,Mark; McKay,Brian; Meskonis,Paul; Volk,Scott, Process control configuration system with connection validation and configuration.
  91. Dardinski,Steven; Eldridge,Keith; Hall,Robert; Johnson,Mark; McKay,Brian; Meskonis,Paul; Volk,Scott, Process control configuration system with parameterized objects.
  92. Khuti, Bharat; Coleman, Clayton; Rath, David; Rakaczky, Ernest; Leslie, Jim; Peralta, Juan; Simpson, George, Process control methods and apparatus for intrusion detection, protection and network hardening.
  93. Richard L. Thibault, Process control system and method with automatic fault avoidance.
  94. Thomas B. Kinney ; T. Eric Christiansen ; Peter D. Hansen ; Bo Ling ; Paul C. Badavas ; Richard L. Thibault, Process control system and method with improved distribution, installation and validation of components.
  95. Thibault, Richard L.; Canna, Bruce S.; Couper, Gerald S., Process control system with networked digital data processors and a virtual machine environment.
  96. Ple, Christophe, Process for maintaining execution synchronization between several asynchronous processors working in parallel and in a redundant manner.
  97. Fredenburg, William; Key, Kenneth Michael; Wright, Michael L.; Marshall, John William, Processor isolation method for integrated multi-processor systems.
  98. Fredenburg,William; Key,Kenneth Michael; Wright,Michael L.; Marshall,John William, Processor isolation technique for integrated multi-processor systems.
  99. Patel, Sanjay; Dearman, Chris; Sudhakar, Ranganathan, Processor with kernel mode access to user space virtual addresses.
  100. Nagano,Eisuke; Fukushima,Masanori; Tomita,Kenichiro; Tomita,Kazuaki, Programmable controller with CPU units and special-function modules and method of doubling up.
  101. Kerr, Darren; Key, Kenneth Michael; Wright, Michael L.; Jennings, William E., Programmable processing engine for efficiently processing transient data.
  102. Milby, Gregory Howard; Li, Guofang; Virgil, Kevin Dean; Reed, Michael Leon, Providing metadata to database systems and environments with multiple processing units or modules.
  103. James L. Petivan ; Jonathan K. Lundell ; Don C. Lundell, Redundant clock system and method for use in a computer.
  104. Mangione-Smith, William H.; Mutlu, Onur, Reliable communications in on-chip networks.
  105. Nederveen, Paul Johan; King, Robert Leroy, Remote monitoring of switch network.
  106. Bogdany, Richard J.; Harrison, Thomas B.; McAvoy, Cameron Naill-Kerr; O'Connell, Brian M.; Pearthree, Herbert D.; Sun, Shengzhi; Upton, Clay T., Resource provisioning using predictive modeling in a networked computing environment.
  107. Bogdany, Richard J.; Harrison, Thomas B.; McAvoy, Cameron Niall-Kerr; O'Connell, Brian M.; Pearthree, Herbert D.; Sun, Shengzhi; Upton, Clay T., Resource provisioning using predictive modeling in a networked computing environment.
  108. Ryan, Jr., Lawrence H., Second transfer logic causing a first transfer logic to check a data ready bit prior to each of multibit transfer of a continous transfer operation.
  109. Anderson, Jason L.; Boss, Gregory J.; Coveyduc, Jeffrey L.; Roach, Christopher W., Selection of virtual machines from pools of pre-provisioned virtual machines in a networked computing environment.
  110. Anderson, Jason L.; Boss, Gregory J.; Coveyduc, Jeffrey L.; Roach, Christopher W., Selection of virtual machines from pools of pre-provisioned virtual machines in a networked computing environment.
  111. Hillman, Robert A.; Conrad, Mark Steven, Self-correcting computer.
  112. Hillman,Robert Allen; Conrad,Mark Steven, Self-correcting computer.
  113. Key Kenneth Michael ; Wright Michael L. ; Kerr Darren ; Jennings William E., Synchronization and control system for an arrayed processing engine.
  114. Key Kenneth Michael ; Wright Michael L. ; Kerr Darren ; Jennings William E., Synchronization and control system for an arrayed processing engine.
  115. Barthel Herbert (Herzogenaurach DEX) Daar Horst (Erlangen DEX) Schuetz Hartmut (Heroldsbach DEX), Synchronization method for automation systems.
  116. Graham, Simon P., System and method for operating a SCSI bus with redundant SCSI adaptors.
  117. Nelvin, Robert E.; Tetreault, Mark D.; Alden, Andrew; Dolaty, Mohsen; Edwards, Jr., John W.; Kement, Michael W.; MacLeod, John R., System and method for operating a system with redundant peripheral bus controllers.
  118. Wright Michael L. ; Key Kenneth Michael ; Kerr Darren ; Jennings William E., System for context switching between processing elements in a pipeline of processing elements.
  119. Rotker Paul Stuart (West Newton MA) Hinrichs Randall Dean (Nashua NH), System for generating error signal to indicate mismatch in commands and preventing processing data associated with the r.
  120. Newman, Otto R., Systems and methods for caching with file-level granularity.
  121. Rovaglio, Maurizio; Scheele, Tobias, Systems and methods for immersive interaction with actual and/or simulated facilities for process, environmental and industrial control.
  122. Pomaranski,Ken Gary; Barr,Andrew Harvey; Shidla,Dale John, Targeted fault tolerance by special CPU instructions.
  123. Jeffery Burl Scott ; Kenneth Michael Key ; Michael L. Wright ; Scott Nellenbach, Testing of replicated components of electronic device.
  124. Kerr, Darren; Marshall, John William, Tightly coupled software protocol decode with hardware data encryption.
  125. Bressoud Thomas C. ; Ahern John E. ; Birman Kenneth P. ; Cooper Robert C. B. ; Glade Bradford B. ; Schneider Fred B. ; Service John D., Transparent fault tolerant computer system.
  126. Petivan James L. ; Lundell Jonathan K. ; Lundell Don C., Triple modular redundant computer system.
  127. Petivan James L. ; Lundell Jonathan K. ; Lundell Don C., Triple modular redundant computer system and associated method.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로