이 특허를 인용한 특허 (38)

1. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Addressable and electrically reversible memory switch.

   상세보기
2. Krivokapic Zoran ; Heavlin William D., Apparatus, article of manufacture, method and system for simulating a mass-produced semiconductor device behavior.

   상세보기
3. Shi,Xuelong; Socha,Robert J.; Laidig,Thomas; Van Den Broeke,Douglas, Eigen decomposition based OPC model.

   상세보기
4. Mandell, Aaron; Perlman, Andrew, Floating gate memory device using composite molecular material.

   상세보기
5. Heavlin, William D., Lot specific process design methodology.

   상세보기
6. Krieger, Juri H.; Yudanov, Nikolai, Memory device.

   상세보기
7. Krieger, Juri H.; Yudanov, Nikolai, Memory device.

   상세보기
8. Krieger, Juri H.; Yudanov, Nikolai, Memory device.

   상세보기
9. Krieger, Juri H.; Yudanoy, Nikolai, Memory device.

   상세보기
10. Krieger, Juri H.; Yudanov, N. F., Memory device with a self-assembled polymer film and method of making the same.

    상세보기
11. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active and passive layers.

    상세보기
12. Krieger, Juri H.; Yudanov, Nikolai, Memory device with active passive layers.

    상세보기
13. Hsu,Michael; Laidig,Thomas; Wampler,Kurt E.; Hsu,Duan Fu Stephen; Shi,Xuelong, Method for performing full-chip manufacturing reliability checking and correction.

    상세보기
14. Shi,Xuelong; Chen,Jang Fung, Method of manufacturing reliability checking and verification for lithography process using a calibrated eigen decomposition model.

    상세보기
15. Park, SangBong; Chen, Jang Fung; Liebchen, Armin, Method of performing resist process calibration/optimization and DOE optimization for providing OPE matching between different lithography systems.

    상세보기
16. Shi,Xuelong; Chen,Jang Fung, Method of predicting and minimizing model OPC deviation due to mix/match of exposure tools using a calibrated Eigen decomposition model.

    상세보기
17. Shi,Xuelong; Chen,Jang Fung, Method of predicting and minimizing model OPC deviation due to mix/match of exposure tools using a calibrated eigen decomposition model.

    상세보기
18. Laidig, Thomas; Chen, Jang Fung; Shi, Xuelong; Schlief, Ralph; Hollerbach, Uwe; Wampler, Kurt E., Method of two dimensional feature model calibration and optimization.

    상세보기
19. Laidig,Thomas; Chen,Jang Fung; Shi,Xuelong; Schlief,Ralph; Hollerbach,Uwe; Wampler,Kurt E., Method of two dimensional feature model calibration and optimization.

    상세보기
20. Socha, Robert John, Method, program product and apparatus for model based geometry decomposition for use in a multiple exposure process.

    상세보기
21. Socha, Robert John, Method, program product and apparatus for model based geometry decomposition for use in a multiple exposure process.

    상세보기
22. Socha,Robert John, Method, program product and apparatus for model based geometry decomposition for use in a multiple exposure process.

    상세보기
23. Johnson, James M.; Springer, Scott K.; Thoma, Rainer; Watts, Josef S., Method, system and program storage device for generating accurate performance targets for active semiconductor devices during new technology node development.

    상세보기
24. Castalino, Pamela; Saroop, Sudesh; Schneider, Peter W.; Walko, Joseph P., Method, system and program storage device for simulating electronic device performance as a function of process variations.

    상세보기
25. Krieger, Juri H.; Yudanov, Nikolay F., Molecular memory cell.

    상세보기
26. Krieger,Juri H; Yudanov,Nicolay F, Molecular memory cell.

    상세보기
27. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Molecular memory device.

    상세보기
28. Kingsborough,Richard P.; Sokolik,Igor, Organic thin film Zener diodes.

    상세보기
29. Huang, Shih-Feng; Huang, Chih-Feng; Huang, Kuo-Su, Pattern for monitoring epitaxial layer washout.

    상세보기
30. Hayashi, Hirokazu, Profile extraction method and profile extraction apparatus.

    상세보기
31. Esses Donald J., Reticle based skew lots.

    상세보기
32. Bulovic, Vladimir; Mandell, Aaron; Perlman, Andrew, Reversible field-programmable electric interconnects.

    상세보기
33. Bulovic,Vladimir; Mandell,Aaron; Perlman,Andrew, Reversible field-programmable electric interconnects.

    상세보기
34. Fukuda Etsuo (Tokyo JPX) Tazawa Masayoshi (Tokyo JPX) Miura Kazuyuki (Tokyo JPX) Takano Tomiko (Tokyo JPX) Satoguchi Yuichi (Tokyo JPX) Ozaki Yuichiro (Tokyo JPX), Semiconductor production system.

    상세보기
35. William D. Heavlin, Statistical process window design methodology.

    상세보기
36. Bernstein, Kerry; Watts, Josef S.; Williams, Richard Q., System and method for target-based compact modeling.

    상세보기
37. Eakin John C. (Foster City CA), System and method for verifying process models in integrated circuit process simulators.

    상세보기
38. Krivokapic Zoran ; Heavlin William D., Worst case design parameter extraction for logic technologies.

    상세보기
더보기