$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Semiconductor device having a titanium and a titanium compound multilayer interconnection structure 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/48
  • H01L-029/46
  • H01L-029/54
  • H01L-029/62
출원번호 US-0842019 (1992-02-26)
우선권정보 JP-0076544 (1991-04-09)
발명자 / 주소
  • Harada Shigeru (Hyogo JPX) Ishimaru Kazuhiro (Hyogo JPX) Hagi Kimio (Hyogo JPX)
출원인 / 주소
  • Mitsubishi Denki Kabushiki Kaisha (Tokyo JPX 03)
인용정보 피인용 횟수 : 62  인용 특허 : 0

초록

A semiconductor integrated circuit device has an interconnection structure in which multilayer aluminum interconnection layers are connected through connection holes. A first aluminum interconnection layer is formed on a main surface of the semiconductor substrate. The first aluminum interconnection

대표청구항

An interconnection structure for a semiconductor integrated circuit device, comprising: a semiconductor substrate having a main surface; a first interconnection layer comprising an aluminum layer formed on a barrier film layer, the barrier film layer contacting a portion of the main surface; a surfa

이 특허를 인용한 특허 (62)

  1. Leiphart,Shane P., Advanced barrier liner formation for vias.
  2. Kim Dae Young (Kyoungki-do KRX), Capacitor of a semiconductor device.
  3. Kim,Tae Sung, Conductive elements for thin film transistors used in a flat panel display.
  4. Sriram Tirunelveli S. ; Westerheim Ann C. ; Maziarz John J. ; Bolkhovsky Vladimir, Electromigration-resistant via structure.
  5. Leiphart, Shane P., Enhanced barrier liner formation for via.
  6. Leiphart, Shane P., Enhanced barrier liner formation for vias.
  7. Inoue, Yasunori; Okayama, Yoshio, Fabrication method of semiconductor device and abrasive liquid used therein.
  8. Watanabe Hiroyuki,JPX ; Mizuhara Hideki,JPX ; Saito Kimihide,JPX, Fabrication method of semiconductor device including insulation film with decomposed organic content.
  9. Adrian Ng Choon Seng,SGX, Formation of a metal via using a raised metal plug structure.
  10. Aaron Schoenfeld ; Rajesh Somasekharan, Integrated circuit having conductive paths of different heights formed from the same layer structure and method for forming the same.
  11. Schoenfeld, Aaron; Somasekharan, Rajesh, Integrated circuit having conductive paths of different heights formed from the same layer structure and method for forming the same.
  12. Jang Syun-Ming,TWX ; Yu Chen-Hua,TWX ; Chen Lung,TWX ; Wu Lin-June,TWX, Integrated circuit having selectivity deposited silicon oxide spacer layer formed therein.
  13. Clampitt Darwin A., Interconnections for semiconductor circuits.
  14. Ishikawa, Akira; Yamaguchi, Tetsuji, Manufacturing method for a display device.
  15. Inoue, Yasunori; Mizuhara, Hideki, Manufacturing method of semiconductor device including an insulation film on a conductive layer.
  16. Asami, Yoshinobu; Takano, Tamae; Sakakura, Masayuki; Nomura, Ryoji; Yamazaki, Shunpei, Memory device and manufacturing method the same.
  17. Asami, Yoshinobu; Takano, Tamae; Sakakura, Masayuki; Nomura, Ryoji; Yamazaki, Shunpei, Memory device and manufacturing method the same.
  18. Asami, Yoshinobu; Takano, Tamae; Sakakura, Masayuki; Nomura, Ryoji; Yamazaki, Shunpei, Memory device and manufacturing method the same.
  19. Asami, Yoshinobu; Takano, Tamae; Sakakura, Masayuki; Nomura, Ryoji; Yamazaki, Shunpei, Memory device and manufacturing method the same.
  20. Asami, Yoshinobu; Takano, Tamae; Sakakura, Masayuki; Nomura, Ryoji; Yamazaki, Shunpei, Memory device and manufacturing method the same.
  21. Asami, Yoshinobu; Takano, Tamae; Sakakura, Masayuki; Nomura, Ryoji; Yamazaki, Shunpei, Memory device and manufacturing method the same.
  22. Hirao Shuji (Osaka JPX) Okada Hideko (Osaka JPX) Yano Kousaku (Osaka JPX), Memory device with tungsten and aluminum interconnects.
  23. Kim Dae Young,KRX, Method for fabricating a semiconductor device having a capacitor.
  24. Sandhu Gurtej S. ; Iyer Ravi, Method of forming aluminum film.
  25. Matsunaga Noriaki,JPX ; Shibata Hideki,JPX ; Matsuno Tadashi,JPX ; Usui Takamasa, Method of forming semiconductor device having an improved buried electrode formed by selective CVD.
  26. Taniguchi Toshio,JPX, Method of making a multi-level interconnect having a refractory metal wire and a degassed oxidized, TiN barrier layer.
  27. Sandhu Gurtej S. ; Iyer Ravi, Method of making a void-free aluminum film.
  28. Sandhu, Gurtej S.; Iyer, Ravi, Method of making a void-free aluminum film.
  29. Sandhu, Gurtej S.; Iyer, Ravi, Method of making a void-free aluminum film.
  30. Lian,Jingyu; Lin,Chenting; Nagel,Nicolas; Wise,Michael, Multi-layer electrode and method of forming the same.
  31. Taguchi Mitsuru,JPX ; Maeda Keiichi,JPX ; Suzawa Hiroshi,JPX ; Kenmotsu Hidenori,JPX ; Hirayama Teruo,JPX, Multilayer interconnect structure for semiconductor device and method of manufacturing same.
  32. Yamamoto Hiroshi,JPX ; Ohta Tomohiro,JPX ; Takeyasu Nobuyuki,JPX, Multilevel interconnect method of manufacturing.
  33. Marty Michel,FRX ; Passemard Gerard,FRX ; Wyborn Graeme,FRX, Multiple layer interconnects with low stray lateral capacitance.
  34. Ota Noriyuki,JPX, Non-volatile semiconductor memory cell array.
  35. Fu Jianming ; Chen Fusen, Process for forming improved titanium-containing barrier layers.
  36. Fu Jianming ; Chen Fusen, Process for forming improved titanium-containing barrier layers.
  37. Trung T. Doan, Robust pressure aluminum fill process.
  38. Clampitt Darwin A., Semiconductor circuit interconnections and methods of making such interconnections.
  39. Ishikawa,Akira; Yamaguchi,Tetsuji, Semiconductor device.
  40. Kitada,Hideki; Shimizu,Noriyoshi; Ohtsuka,Nobuyuki; Ohba,Takayuki, Semiconductor device and a manufacturing method thereof.
  41. Watanabe, Hiroyuki; Mizuhara, Hideki; Tanimoto, Shinichi; Nishida, Atsuhiro; Yamaoka, Yoshikazu; Inoue, Yasunori, Semiconductor device and fabrication method thereof.
  42. Matsubara, Naoteru; Mizuhara, Hideki; Goto, Takashi, Semiconductor device comprising an interconnect structure with a modified low dielectric insulation layer.
  43. Inoue Yasunori,JPX ; Tsujimura Kazutoshi,JPX ; Tanimoto Shinichi,JPX ; Yamashita Yasuhiko,JPX ; Yoneda Kiyoshi,JPX ; Ibara Yoshikazu,JPX, Semiconductor device having cap-metal layer.
  44. Inoue Yasunori,JPX ; Mizuhara Hideki,JPX, Semiconductor device including an intrusion film layer.
  45. Mizuhara Hideki,JPX ; Watanabe Hiroyuki,JPX ; Kojima Noriaki,JPX, Semiconductor device including insulation film and fabrication method thereof.
  46. Mizuhara Hideki,JPX ; Watanabe Hiroyuki,JPX ; Matsubara Naoteru,JPX, Semiconductor device including insulation film and fabrication method thereof.
  47. Mizuhara, Hideki; Watanabe, Hiroyuki; Matsubara, Naoteru, Semiconductor device including insulation film and fabrication method thereof.
  48. Ohno Yoshikazu,JPX, Semiconductor device with short circuit prevention and method of manufacturing thereof.
  49. Edward O. Travis ; Sejal N. Chheda ; Bradley P. Smith ; Ruiqi Tian, Semiconductor device, a process for a semiconductor device, and a process for making a masking database.
  50. Harada Shigeru,JPX ; Kishibe Kenji,JPX ; Ihisa Akira,JPX ; Mochizuki Hiroshi,JPX ; Tanaka Eisuke,JPX, Semiconductor integrated circuit interconnection structures and method of making the interconnection structures.
  51. Kikuchi Katsumi,JPX ; Shimoto Tadanori,JPX ; Matsui Koji,JPX ; Shibuya Akinobu,JPX, Thin film capacitor formed in via.
  52. Lu Jiong-Ping ; Hsu Wei-Yung ; Hong Qi-Zhong, TiN+Al films and processes.
  53. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  54. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  55. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  56. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  57. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  58. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  59. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  60. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  61. Lin,Mou Shiung, Top layers of metal for high performance IC's.
  62. Lin,Mou Shiung, Top layers of metal for high performance IC's.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로