$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method and apparatus for aiding system design 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/20
출원번호 US-0966128 (1992-10-23)
발명자 / 주소
  • Talbott Marvin T. (Plano TX) Burks Henry L. (Dallas TX) Shaw Richard W. (Plano TX) Amundsen Michael (Dallas TX) Hutchison Katherine K. (Dallas TX) Strasburg Donald D. (Plano TX)
출원인 / 주소
  • Texas Instruments Incorporated (Dallas TX 02)
인용정보 피인용 횟수 : 56  인용 특허 : 0

초록

A method and apparatus are provided for aiding system design with a computer. The system is decomposed into a plurality of objects. The objects may have a parent-child hierarchical relationship wherein one or more of the child objects each define a portion of a parent object. A plurality of text fil

대표청구항

A method of aiding system design with a computer, wherein the computer performs the following steps comprising: decomposing the system design into a first set of objects and a second set of objects, each of said objects having a parent-child hierarchical relationship, wherein a child object of said

이 특허를 인용한 특허 (56)

  1. Farber, David A.; Lachman, Ronald D., Accessing data in a data processing system.
  2. Sudolcan, David C.; Chadwell, Thomas J., Beverage dispenser including an improved electronic control system.
  3. Farber, David A.; Lachman, Ronald D., Computer file system using content-dependent file identifiers.
  4. Sebastian Donald ; Pratt Steven ; Muthuswamy Sivakumar ; Kniep David Johann ; Manoochehri Souran ; Kolodzieski Scott, Concurrent engineering design tool and method.
  5. Sebastian Donald H. ; Pratt Steven ; Muthuswamy Sivakumar ; Kniep David ; Manoochehri Souran ; Kolodzieski Scott, Concurrent engineering design tool and method.
  6. Plain, Kevin R., Context subsystems for system configurations.
  7. Plain,Kevin R., Context subsystems for system configurations.
  8. Farber, David A.; Lachman, Ronald D., Controlling access to data in a data processing system.
  9. Rizzolo, Charles D.; Stokes, Ronald E.; LaVallee, Louis F.; Gardiner, Charles M.; Smith, William R.; Cupo, Kathy; Pagano, Richard S.; Cornell, Joel S.; Mandel, Barry P.; Simpson, Ralph E.; Potter, John T., Critical parameter/requirements management process and environment.
  10. Rizzolo, Charles D.; Stokes, Ronald E.; LaVallee, Louis F.; Gardiner, Charles M.; Smith, William R.; Cupo, Kathy; Pagano, Richard S.; Cornell, Joel S.; Mandel, Barry P.; Simpson, Ralph E.; Potter, John T., Critical parameter/requirements management process and environment.
  11. Rizzolo, Charles D.; Stokes, Ronald E.; LaVallee, Louis F.; Gardiner, Charles M.; Smith, William R.; Cupo, Kathy; Pagano, Richard S.; Cornell, Joel S.; Mandel, Barry P.; Simpson, Ralph E.; Potter, John T., Critical parameter/requirements management process and environment.
  12. Ishikawa,Masahito, Design method and design system for vehicular lamp, program to execute designing of vehicular lamp and record medium recording the program.
  13. Morikawa,Omi; Ishikawa,Masahito, Design method and design system for vehicular lamp, program to execute designing of vehicular lamp and record medium recording the program.
  14. Sachiko Nakagawa JP; Toshiyuki Araki JP; Hiroaki Maezawa JP; Yoshihiro Giga JP; Mimiko Hayashi JP; Satoshi Kono JP; Masayuki Murata JP; Fumie Izumikawa JP; Kouya Takeshita JP; Syutaro Katsuk, Device and method for supporting system development and computer-readable medium.
  15. Schuh, David; Kukla, James, Display screen with graphical user interface.
  16. Schuh, David; Kukla, James, Display screen with graphical user interface.
  17. Carpenter Shawn R. ; Lewis Samuel J., Distributed test pattern generation.
  18. Rose, Anthony, Filter for a distributed network.
  19. Rose, Anthony, Filter for a distributed network.
  20. Rose, Anthony, Filter for a distributed network.
  21. Hansen,Allan M.; Jackson,Bradley K.; Rogers,Lawrence W.; Schieferdecker,Scott A.; Patterson,David W.; Farcy,Philip H.; Bouffiou,Carl E.; Zayic,Jerry D., Identification of engineering intent requirements in an electronic environment.
  22. Ito Kenji,JPX, Integrated construction project information management system.
  23. Nozawa Takashi (Susono JPX), Method and apparatus for assisting the design of parts of a product.
  24. Aubel, Mark D.; Kerzman, Joseph P.; Nead, James M.; Rezek, James E., Method and apparatus for associating selected circuit instances and for performing a group operation thereon.
  25. Shah, Ashish; Wells, Mark, Method and apparatus for attribute selection.
  26. Shah,Ashish; Wells,Mark, Method and apparatus for attribute selection.
  27. Hartman Linda Marie, Method and apparatus for computer aided building specification generation.
  28. Kerzman Joseph P. ; Rezek James E. ; Rusterholz John T., Method and apparatus for distributing a clock tree within a hierarchical circuit design.
  29. Kerzman,Joseph P.; Rezek,James E., Method and apparatus for efficiently viewing a number of selected components using a database editor tool.
  30. Merryman Kenneth E. ; Cleereman Kevin C. ; Engelbrecht Kenneth L., Method and apparatus for identifying gated clocks within a circuit design using a standard optimization tool.
  31. Cleereman Kevin C. ; Merryman Kenneth E. ; Thatcher Steve D., Method and apparatus for incremntally optimizing a circuit design.
  32. Gupta Neeraj ; Veeraraghavan Venky ; Agarwal Ajay, Method and apparatus for maintaining and configuring systems.
  33. Gupta, Neeraj; Veeraraghavan, Venky; Agarwal, Ajay, Method and apparatus for maintaining and configuring systems.
  34. Gupta, Neeraj; Veeraraghavan, Venky; Agarwal, Ajay, Method and apparatus for maintaining and configuring systems.
  35. Neeraj Gupta ; Venky Veeraraghavan ; Ajay Agarwal, Method and apparatus for maintaining and configuring systems.
  36. Rezek James E. ; Cleereman Kevin C. ; Merryman Kenneth E. ; Engelbrecht Kenneth L., Method and apparatus for optimizing a circuit design having multi-paths therein.
  37. Merryman Kenneth E. ; Cleereman Kevin C. ; Engelbrecht Kenneth L., Method and apparatus for optimizing a gated clock structure using a standard optimization tool.
  38. Fenton Shaun,GB3, Method and apparatus for producing a specific manual for configurable electronic equipment.
  39. Do, Sung Hee; Suh, Nam, Method and apparatus for producing software.
  40. Alferness, Merwin H.; Aubel, Mark D.; Hathaway, Frederick H., Method and apparatus for providing modularity to a behavioral description of a circuit design.
  41. Cleereman Kevin C. ; Merryman Kenneth E., Method and apparatus for providing optimization parameters to a logic optimizer tool.
  42. Kerzman, Joseph Peter; Rezek, James Edward, Method and apparatus for selecting and aligning cells using a placement tool.
  43. Kerzman, Joseph P.; Rezek, James E.; Aubel, Mark D.; Alferness, Merwin H., Method and apparatus for selecting components within a circuit design database.
  44. Merryman, Kenneth E.; Lautzenheiser, Ted G.; Engh, Michael K., Method and apparatus for selectively providing hierarchy to a circuit design.
  45. Garnett, Robert E.; Kerzman, Joseph P.; Rezek, James E.; Aubel, Mark D., Method and apparatus for selectively viewing nets within a database editor tool.
  46. Kerzman, Joseph Peter; Rezek, James Edward, Method and apparatus for traversing and placing cells using a placement tool.
  47. Garnett, Robert E.; Kerzman, Joseph P.; Rezek, James E.; Aubel, Mark D., Method and apparatus for using a placement tool to manipulate cell substitution lists.
  48. Maeda Sumiko,JPX ; Fukase Hisataka,JPX, Method for making electronic circuit design data and CAD system using the method.
  49. Gilbert Douglas J. ; Rezek James E. ; Reindel Harold E. ; Tabbert Allen B. A., Method of stabilizing component and net names of integrated circuits in electronic design automation systems.
  50. Sastry, Ann Marie; Zhang, Xiangchun; Wang, Chia-Wei; Chen, Yen-Hung; Langlois, Marc, Methodology for design of a manufacturing facility for fabrication of solid state hybrid thin film energy storage and conversion devices.
  51. Ramani, Karthnik; Devanathan, Srikanth; Subramaniam, Jayanti; Cunningham, Robert Thomas Brent; Peters, Christopher, Multi-tier and multi-domain distributed rapid product configuration and design system.
  52. Keong Woo Peng,SGX ; Yun Khoong Hock,SGX ; Huat Sia Siong,SGX ; Chung Liau Hon,SGX ; Salzberg Ken, Part development system.
  53. Sferro Peter Richard ; Burek Gregory John ; O'Reilly Sean Bogue, Simultaneous manufacturing and product engineering integrated with knowledge networking.
  54. Merryman, Kenneth E.; Arnold, Ronald G., Spreadsheet driven I/O buffer synthesis process.
  55. Riedl, Patrick H.; Mothershead, Jerome S., System design using part roles.
  56. Mehta, Alok; Dharani, Mirza Pyarali, Technical interaction model.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로