$\require{mediawiki-texvc}$
  • 검색어에 아래의 연산자를 사용하시면 더 정확한 검색결과를 얻을 수 있습니다.
  • 검색연산자
검색연산자 기능 검색시 예
() 우선순위가 가장 높은 연산자 예1) (나노 (기계 | machine))
공백 두 개의 검색어(식)을 모두 포함하고 있는 문서 검색 예1) (나노 기계)
예2) 나노 장영실
| 두 개의 검색어(식) 중 하나 이상 포함하고 있는 문서 검색 예1) (줄기세포 | 면역)
예2) 줄기세포 | 장영실
! NOT 이후에 있는 검색어가 포함된 문서는 제외 예1) (황금 !백금)
예2) !image
* 검색어의 *란에 0개 이상의 임의의 문자가 포함된 문서 검색 예) semi*
"" 따옴표 내의 구문과 완전히 일치하는 문서만 검색 예) "Transform and Quantization"
쳇봇 이모티콘
안녕하세요!
ScienceON 챗봇입니다.
궁금한 것은 저에게 물어봐주세요.

특허 상세정보

Method and apparatus for aiding system design

국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판) G06F-015/20   
미국특허분류(USC) 364/467 ; 364/47424 ; 364/488 ; 364/512
출원번호 US-0966128 (1992-10-23)
발명자 / 주소
출원인 / 주소
인용정보 피인용 횟수 : 56  인용 특허 : 0
초록

A method and apparatus are provided for aiding system design with a computer. The system is decomposed into a plurality of objects. The objects may have a parent-child hierarchical relationship wherein one or more of the child objects each define a portion of a parent object. A plurality of text files are generated. Information links may be generated between the objects and the text files on a plurality of different hierarchical levels, so that each object is associable with multiple ones of the text files.

대표
청구항

A method of aiding system design with a computer, wherein the computer performs the following steps comprising: decomposing the system design into a first set of objects and a second set of objects, each of said objects having a parent-child hierarchical relationship, wherein a child object of said objects defines a portion of a parent object; generating information links between said first set of objects and said second set of objects on a plurality of different hierarchical levels, said information links describing relationships between said first set ...

이 특허를 인용한 특허 피인용횟수: 56

  1. Farber, David A.; Lachman, Ronald D.. Accessing data in a data processing system. USP2012018099420.
  2. Sudolcan, David C.; Chadwell, Thomas J.. Beverage dispenser including an improved electronic control system. USP2003116650962.
  3. Farber, David A.; Lachman, Ronald D.. Computer file system using content-dependent file identifiers. USP2011088001096.
  4. Sebastian Donald ; Pratt Steven ; Muthuswamy Sivakumar ; Kniep David Johann ; Manoochehri Souran ; Kolodzieski Scott. Concurrent engineering design tool and method. USP1998105822206.
  5. Sebastian Donald H. ; Pratt Steven ; Muthuswamy Sivakumar ; Kniep David ; Manoochehri Souran ; Kolodzieski Scott. Concurrent engineering design tool and method. USP200003RE36602.
  6. Plain, Kevin R.. Context subsystems for system configurations. USP2013058447784.
  7. Plain,Kevin R.. Context subsystems for system configurations. USP2008027337179.
  8. Farber, David A.; Lachman, Ronald D.. Controlling access to data in a data processing system. USP2010097802310.
  9. Rizzolo, Charles D.; Stokes, Ronald E.; LaVallee, Louis F.; Gardiner, Charles M.; Smith, William R.; Cupo, Kathy; Pagano, Richard S.; Cornell, Joel S.; Mandel, Barry P.; Simpson, Ralph E.; Potter, John T.. Critical parameter/requirements management process and environment. USP2011037899756.
  10. Rizzolo, Charles D.; Stokes, Ronald E.; LaVallee, Louis F.; Gardiner, Charles M.; Smith, William R.; Cupo, Kathy; Pagano, Richard S.; Cornell, Joel S.; Mandel, Barry P.; Simpson, Ralph E.; Potter, John T.. Critical parameter/requirements management process and environment. USP2012128326870.
  11. Rizzolo, Charles D.; Stokes, Ronald E.; LaVallee, Louis F.; Gardiner, Charles M.; Smith, William R.; Cupo, Kathy; Pagano, Richard S.; Cornell, Joel S.; Mandel, Barry P.; Simpson, Ralph E.; Potter, John T.. Critical parameter/requirements management process and environment. USP2012038145671.
  12. Ishikawa,Masahito. Design method and design system for vehicular lamp, program to execute designing of vehicular lamp and record medium recording the program. USP2008127472049.
  13. Morikawa,Omi; Ishikawa,Masahito. Design method and design system for vehicular lamp, program to execute designing of vehicular lamp and record medium recording the program. USP2008027328142.
  14. Sachiko Nakagawa JP; Toshiyuki Araki JP; Hiroaki Maezawa JP; Yoshihiro Giga JP; Mimiko Hayashi JP; Satoshi Kono JP; Masayuki Murata JP; Fumie Izumikawa JP; Kouya Takeshita JP; Syutaro Katsuk. Device and method for supporting system development and computer-readable medium. USP2002046370440.
  15. Schuh, David; Kukla, James. Display screen with graphical user interface. USP201802D811423.
  16. Schuh, David; Kukla, James. Display screen with graphical user interface. USP201802D810104.
  17. Carpenter Shawn R. ; Lewis Samuel J.. Distributed test pattern generation. USP1998095802075.
  18. Rose, Anthony. Filter for a distributed network. USP2012058185576.
  19. Rose, Anthony. Filter for a distributed network. USP2014078775508.
  20. Rose, Anthony. Filter for a distributed network. USP2015089098683.
  21. Hansen,Allan M.; Jackson,Bradley K.; Rogers,Lawrence W.; Schieferdecker,Scott A.; Patterson,David W.; Farcy,Philip H.; Bouffiou,Carl E.; Zayic,Jerry D.. Identification of engineering intent requirements in an electronic environment. USP2008127471989.
  22. Ito Kenji,JPX. Integrated construction project information management system. USP1998065761674.
  23. Nozawa Takashi (Susono JPX). Method and apparatus for assisting the design of parts of a product. USP1996095555406.
  24. Aubel, Mark D.; Kerzman, Joseph P.; Nead, James M.; Rezek, James E.. Method and apparatus for associating selected circuit instances and for performing a group operation thereon. USP2005066910200.
  25. Shah, Ashish; Wells, Mark. Method and apparatus for attribute selection. USP2005036865524.
  26. Shah,Ashish; Wells,Mark. Method and apparatus for attribute selection. USP2007047200583.
  27. Hartman Linda Marie. Method and apparatus for computer aided building specification generation. USP2001056236409.
  28. Kerzman Joseph P. ; Rezek James E. ; Rusterholz John T.. Method and apparatus for distributing a clock tree within a hierarchical circuit design. USP1999065912820.
  29. Kerzman,Joseph P.; Rezek,James E.. Method and apparatus for efficiently viewing a number of selected components using a database editor tool. USP2006077076410.
  30. Merryman Kenneth E. ; Cleereman Kevin C. ; Engelbrecht Kenneth L.. Method and apparatus for identifying gated clocks within a circuit design using a standard optimization tool. USP1999015864487.
  31. Cleereman Kevin C. ; Merryman Kenneth E. ; Thatcher Steve D.. Method and apparatus for incremntally optimizing a circuit design. USP2000026026220.
  32. Gupta Neeraj ; Veeraraghavan Venky ; Agarwal Ajay. Method and apparatus for maintaining and configuring systems. USP1998105825651.
  33. Gupta, Neeraj; Veeraraghavan, Venky; Agarwal, Ajay. Method and apparatus for maintaining and configuring systems. USP2004016675294.
  34. Gupta, Neeraj; Veeraraghavan, Venky; Agarwal, Ajay. Method and apparatus for maintaining and configuring systems. USP2010117844919.
  35. Neeraj Gupta ; Venky Veeraraghavan ; Ajay Agarwal. Method and apparatus for maintaining and configuring systems. USP2002066405308.
  36. Rezek James E. ; Cleereman Kevin C. ; Merryman Kenneth E. ; Engelbrecht Kenneth L.. Method and apparatus for optimizing a circuit design having multi-paths therein. USP1999095956256.
  37. Merryman Kenneth E. ; Cleereman Kevin C. ; Engelbrecht Kenneth L.. Method and apparatus for optimizing a gated clock structure using a standard optimization tool. USP1999115980092.
  38. Fenton Shaun,GB3. Method and apparatus for producing a specific manual for configurable electronic equipment. USP1999035890180.
  39. Do, Sung Hee; Suh, Nam. Method and apparatus for producing software. USP2009067546577.
  40. Alferness, Merwin H.; Aubel, Mark D.; Hathaway, Frederick H.. Method and apparatus for providing modularity to a behavioral description of a circuit design. USP2004066754879.
  41. Cleereman Kevin C. ; Merryman Kenneth E.. Method and apparatus for providing optimization parameters to a logic optimizer tool. USP1999095960184.
  42. Kerzman, Joseph Peter; Rezek, James Edward. Method and apparatus for selecting and aligning cells using a placement tool. USP2005056889370.
  43. Kerzman, Joseph P.; Rezek, James E.; Aubel, Mark D.; Alferness, Merwin H.. Method and apparatus for selecting components within a circuit design database. USP2004016684376.
  44. Merryman, Kenneth E.; Lautzenheiser, Ted G.; Engh, Michael K.. Method and apparatus for selectively providing hierarchy to a circuit design. USP2004046718520.
  45. Garnett, Robert E.; Kerzman, Joseph P.; Rezek, James E.; Aubel, Mark D.. Method and apparatus for selectively viewing nets within a database editor tool. USP2003026516456.
  46. Kerzman, Joseph Peter; Rezek, James Edward. Method and apparatus for traversing and placing cells using a placement tool. USP2003046546532.
  47. Garnett, Robert E.; Kerzman, Joseph P.; Rezek, James E.; Aubel, Mark D.. Method and apparatus for using a placement tool to manipulate cell substitution lists. USP2004036701289.
  48. Maeda Sumiko,JPX ; Fukase Hisataka,JPX. Method for making electronic circuit design data and CAD system using the method. USP1999015856925.
  49. Gilbert Douglas J. ; Rezek James E. ; Reindel Harold E. ; Tabbert Allen B. A.. Method of stabilizing component and net names of integrated circuits in electronic design automation systems. USP1998095805861.
  50. Sastry, Ann Marie; Zhang, Xiangchun; Wang, Chia-Wei; Chen, Yen-Hung; Langlois, Marc. Methodology for design of a manufacturing facility for fabrication of solid state hybrid thin film energy storage and conversion devices. USP2015018930008.
  51. Ramani, Karthnik; Devanathan, Srikanth; Subramaniam, Jayanti; Cunningham, Robert Thomas Brent; Peters, Christopher. Multi-tier and multi-domain distributed rapid product configuration and design system. USP2010057725299.
  52. Keong Woo Peng,SGX ; Yun Khoong Hock,SGX ; Huat Sia Siong,SGX ; Chung Liau Hon,SGX ; Salzberg Ken. Part development system. USP2001016177942.
  53. Sferro Peter Richard ; Burek Gregory John ; O'Reilly Sean Bogue. Simultaneous manufacturing and product engineering integrated with knowledge networking. USP2001056230066.
  54. Merryman, Kenneth E.; Arnold, Ronald G.. Spreadsheet driven I/O buffer synthesis process. USP2004036708144.
  55. Riedl, Patrick H.; Mothershead, Jerome S.. System design using part roles. USP2005096944832.
  56. Mehta, Alok; Dharani, Mirza Pyarali. Technical interaction model. USP2015059038025.