[특허]Output circuit having reduced switching noise

Output circuit having reduced switching noise 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	H03K-017/16
출원번호	US-0035115 (1993-03-19)
우선권정보	JP-0073708 (1992-03-30)
발명자 / 주소	Nakao Kenji (Itami JPX)
출원인 / 주소	Mitsubishi Denki Kabushiki Kaisha (Tokyo JPX 03)
인용정보	피인용 횟수 : 42 인용 특허 : 0

초록 ▼

An output circuit which hardly causes ringing etc. in its output waveform even if a high capacity load is driven at a high speed comprises an input terminal (11), an output terminal (12), an output driving circuit (5) controlled by a signal received in the input terminal (11), and voltage drop means (6) connected between an output terminal (10) of the output driving circuit (5) and the output terminal (12). The output driving circuit (5) is formed by connecting a circuit having high current drivability and that having small current drivability in parallel with each other, to have large current drivability when change of an output voltage is started while having small current drivability at a terminating point of the change. While ringing is suppressed by the output driving circuit (5), it is possible to obtain an output circuit which hardly causes ringing in its output waveform as well as undesired radiation also by optimizing current drivability and output impedance of the output circuit by the voltage drop means (6) in response to a load connected thereto and driving an output buffer of a logic circuit at a high speed.

대표청구항 ▼

An output circuit comprising: an input terminal being supplied with an input signal; an output terminal outputting an output signal of a first or second logical level; a power supply terminal supplying a voltage of said first logical level; resistor means having one end being connected to said output terminal; and an output driving circuit being connected between said power supply terminal and the other end of said resistor means for receiving said input signal as a control signal and providing said output signal to said output terminal in response to said input signal, said output driving circuit having such current drivability that the rate of change with respect to conversion of the level of said output signal outputted from said output terminal from said second logical level to said first logical level occurring when the level of said output signal is in the vicinity of said second logical level is larger than the rate of change with respect to said conversion occurring when the level of said output signal is in the vicinity of said first logical level, said current drivability being monotonically reduced with respect to said conversion.

이 특허를 인용한 특허 (42)

Starr Jonathan E., Broadly distributed termination for buses using switched terminator logic.
상세보기
Deboy, Gerald; Norling, Karl, Circuit for driving a transistor dependent on a measurement signal.
상세보기
Deboy, Gerald, Circuit including a resistor arrangement for actuation of a transistor.
상세보기
Leung Wingyu ; Lee Winston ; Hsu Fu-Chieh, Data processing system with master and slave devices and asymmetric signal swing bus.
상세보기
Ang Michael A. ; Starr Jonathan E., Differential receiver.
상세보기
Loughmiller Daniel R., Drive-current modulated output driver.
상세보기
Wingyu Leung ; Winston Lee ; Fu-Chieh Hsu, Dynamic address mapping and redundancy in a modular memory device.
상세보기
Rodriguez Pablo Martin ; Townley Kent R., Dynamic circuits and static latches with low power dissipation.
상세보기
Ang, Michael A.; Taylor, Alexander D.; Starr, Jonathan E.; Vishwanthaiah, Sai V., Dynamic termination logic driver with improved impedance control.
상세보기
Michael A. Ang ; Alexander D. Taylor ; Jonathan E. Starr ; Sai V. Vishwanthaiah, Dynamic termination logic driver with improved impedance control.
상세보기
Ang Michael A. ; Taylor Alexander D. ; Starr Jonathan E. ; Vishwanthaiah Sai V., Dynamic termination logic driver with improved slew rate control.
상세보기
Shad R. Shepston ; M. Jason Welch, Electrically adjustable pulse delay circuit.
상세보기
Leung, Wingyu; Hsu, Fu Chieh, Error detection/correction method.
상세보기
Marbot Roland (Versailles FRX) Le Bihan Jean-Claude (Montrouge FRX) Cofler Andrew (Paris FRX) Nezamzadeh-Moosavi Reza (Bois d\Arcy FRX), Impedance adaptation process and device for a transmitter and/or receiver, integrated circuit and transmission system.
상세보기
Vishwanthaiah Sai V. ; Starr Jonathan E. ; Taylor Alexander D., Impedance control circuit.
상세보기
Riad, Tamer, Impedance matching driver.
상세보기
Kaplinsky Cecil H., Inverter-controlled digital interface circuit with dual switching points for increased speed.
상세보기
Leung, Wing Yu; Hsu, Fu-Chieh, Latched sense amplifiers as high speed memory in a memory system.
상세보기
Hedberg Mats,SEX, Line receiver circuit having termination impedances with transmission gates connected in parallel.
상세보기
Singh Gajendra P., Low voltage CMOS input buffer with undershoot/overshoot protection.
상세보기
Leung, Wingyu; Lee, Winston; Hsu, Fu-Chieh, Memory array with read/write methods.
상세보기
Dorfman, Barry Lee; Rosser, Thomas Edward; Soreff, Jeffrey Paul, Method and system for modeling logical circuit blocks including transistor gate capacitance loading effects.
상세보기
Ang Michael A. ; Taylor Alexander D. ; Starr Jonathan E. ; Vishwanthaiah Sai V., Method for a dynamic termination logic driver with improved impedance control.
상세보기
Ang Michael A. ; Taylor Alexander D. ; Starr Jonathan E. ; Vishwanthaiah Sai V., Method for a dynamic termination logic driver with improved slew rate control.
상세보기
Michael A. Ang ; Alexander D. Taylor ; Jonathan E. Starr ; Sai V. Vishwanthaiah, Method for an output driver with improved impedance control.
상세보기
Vishwanthaiah Sai V. ; Starr Jonathan E. ; Taylor Alexander D., Method for controlling the impedance of a driver circuit.
상세보기
Starr Jonathan E. ; Vishwanthaiah Sai V. ; Taylor Alexander D., Method for determining bit element values for driver impedance control.
상세보기
Jonathan E. Starr, Method for determining optimal configuration for multinode bus.
상세보기
Michael A. Ang ; Jonathan E. Starr, Method for differentiating a differential voltage signal using current based differentiation.
상세보기
Starr Jonathan E., Method of broadly distributing termination for buses using switched terminators.
상세보기
Chen, Chung-Hui, On-die terminators formed of coarse and fine resistors.
상세보기
Hirano, Kazutoshi, Output buffer circuit.
상세보기
Daniel R. Loughmiller, Output driver.
상세보기
Michael A. Ang ; Alexander D. Taylor ; Jonathan E. Starr ; Sai V. Vishwanthaiah, Output driver with improved impedance control.
상세보기
Ang Michael A. ; Taylor Alexander D. ; Starr Jonathan E. ; Vishwanthaiah Sai V., Output driver with improved slew rate control.
상세보기
Sakurai Naoki (Hitachi JPX) Sugawara Yoshitaka (Hitachi JPX), Power semiconductor device with low on-state voltage.
상세보기
Higashide, Tomofumi, Semiconductor device and communication interface circuit.
상세보기
Balaga, Muralikrishna; Ghatawade, Vinayak; Pradhan, Aditya, Switchable impedance drivers and related systems and methods.
상세보기
Leung Wingyu ; Hsu Fu-Chieh, Termination circuit with power-down mode for use in circuit module architecture.
상세보기
Leung Wingyu ; Lee Winston ; Hsu Fu-Chieh, Termination circuits for reduced swing signal lines and methods for operating same.
상세보기
Gaboriau, Johann Guy; Walburger, Eric; Melanson, John Laurence; Fei, Xiaofan, Transient noise reduction circuits, systems and methods in power digital-to-analog converters.
상세보기
Komatsu,Fumikazu, Transmission circuit, data-transfer control device and electronic equipment.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Output circuit having reduced switching noise 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (42)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Output circuit having reduced switching noise 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (42)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트