$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

System and method for compiling a source code supporting data parallel variables 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/44
출원번호 US-0179267 (1994-01-10)
발명자 / 주소
  • Jourdenais Karen C. (Concord MA) Frankel James L. (Lexington MA) Goldhaber Steven N. (Boulder CO) Seamonson Linda J. (Wellesley MA)
출원인 / 주소
  • Thinking Machines Corporation (Cambridge MA 02)
인용정보 피인용 횟수 : 61  인용 특허 : 0

초록

A compiler for compiling a computer program which is adapted for use with a data parallel computer. The compiler supports variables which involve parallelism. Variables which involve parallelism are parallel variables, templates for parallel variables called shapes, and pointers to parallel variable

대표청구항

A method of generating a target code from a source code, the source code written using a high level language supporting data parallel processing, the target code to be executed in a data parallel computer having a plurality of processing nodes for processing data in parallel, the method being execut

이 특허를 인용한 특허 (61)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  16. Flachs, Brian; Johns, Charles Ray; Weigand, Ulrich, Ceasing parallel processing of first set of loops upon selectable number of monitored terminations and processing second set.
  17. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  18. Tsujimori,Yuji; Owaki,Hitoshi, Compiler device and computer-readable recording medium recorded with compiler program.
  19. Zhang, Lingli; Zhu, Weirong; Levanoni, Yosseff; Ringseth, Paul F.; Callahan, II, Charles David, Compiler-generated invocation stubs for data parallel programming model.
  20. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  21. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  22. Eichenberger, Alexandre E.; Flachs, Brian K.; Johns, Charles R.; Nutter, Mark R., Data parallel function call for determining if called routine is data parallel.
  23. Eichenberger, Alexandre E.; Flachs, Brian K.; Johns, Charles R.; Nutter, Mark R., Data parallel function call for determining if called routine is data parallel.
  24. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  25. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  26. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  27. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  28. Razdan Rahul ; Smith Michael D., Hardware extraction technique for programmable reduced instruction set computers.
  29. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  30. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  31. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  32. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  33. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  34. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  35. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  36. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  37. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  38. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  39. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  40. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  41. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  42. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  43. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  44. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  45. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  46. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  47. Scott Deans, Method and systems for creating multi-instanced software with a preprocessor.
  48. Kawahito,Motohiro; Yasue,Toshiaki; Komatsu,Hideaki, Method using array range check information for generating versioning code before a loop for execution.
  49. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  50. Ebeling, W. H. Carl; Hogenauer, Eugene B., Method, system and software for programming reconfigurable hardware.
  51. Sawyer, David G.; Ashe, Dylan; Rosenquist, Brent E., Methods and apparatus to improve application launch time.
  52. Jin,Ke, Object oriented distributed software system with methodology for piggybacked reflective callbacks.
  53. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  54. Yui Tomoyuki,JPX, Program compilation execution system.
  55. Dravnieks, John Robert; Ehrman, John Robert, Providing diagnostic information on the processing of variables in source code.
  56. Dravnieks,John Robert; Ehrman,John Robert, Providing diagnostic information on the processing of variables in source code.
  57. Poulsen David K. ; Petersen Paul M. ; Shah Sanjiv M., Software implemented method for thread-privatizing user-specified global storage objects in parallel computer programs v.
  58. Master,Paul L.; Watson,John, Storage and delivery of device features.
  59. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  60. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  61. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로