$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Phase locked loop having plural selectable voltage controlled oscillators 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03L-007/099
  • H03L-007/18
출원번호 US-0079530 (1993-06-22)
우선권정보 JP-0162477 (1992-06-22)
발명자 / 주소
  • Taketoshi Osamu (Osaka JPX) Hatsuda Tsuguyasu (Osaka JPX) Yamaguchi Seiji (Osaka JPX)
출원인 / 주소
  • Matsushita Electric Industrial Co., Ltd. (Osaka JPX 03)
인용정보 피인용 횟수 : 66  인용 특허 : 0

초록

The invention discloses a PLL formed by a phase detector, a filter, three VCO\s (VCO1, VCO2, and VCO3), a multiplexer, and a frequency divider. The VCO1, VCO2, and VCO3 have different mean frequencies, each oscillating at a frequency controlled according to the voltage value of a phase control signa

대표청구항

A phase-locked loop comprising: a phase detector for comparing the phase of a reference signal with the phase of an internal signal to produce a phase difference signal proportional to the phase difference found between the signals, a filter for producing a phase control signal with a voltage value

이 특허를 인용한 특허 (66)

  1. Eker, Mehmet Mustafa; Do, Viet; Pang, Simon, Adaptive phase-locked loop (PLL) multi-band calibration.
  2. Lukes Eric John ; Strom James David ; Woeste Dana Marie, Automatically ranging phase locked loop circuit for microprocessor clock generation.
  3. Martines, Ignazio; Buono, Luigi, Charge pump for a nonvolatile memory with read voltage regulation in the presence of address skew, and nonvolatile memory comprising such a charge pump.
  4. Moyal, Nathan, Circuit and method for extending the usable frequency range of a phase locked loop (PLL).
  5. Shah, Prasanna C.; Kelkar, Mukul, Circuit and method for generating a clock signal.
  6. Shah, Prasanna C.; Poisner, David I., Circuit and method for generating a clock signal.
  7. Shah, Prasanna C.; Schneider, Tom J.; Volk, Andrew M.; Kelkar, Mukul, Circuit and method for generating a clock signal.
  8. Voth David W. (Woodinville WA), Circuit for generating a low power CPU clock signal.
  9. Esaki Takafumi,JPX, Digital PLL circuit and clock generation method.
  10. Michimasa Yamaguchi JP; Tetsuya Oota JP, Digital phase locked loop capable of suppressing jitter.
  11. Larsson Patrik, Digital phase selection circuitry and method for reducing jitter.
  12. Hayashi Yasuhiro,JPX ; Mitani Kouichi,JPX, Disk reproducing apparatus having active wide-range PLL device.
  13. Hayashi Yasuhiro,JPX ; Mitani Kouichi,JPX, Disk reproducing apparatus having active wide-range PLL device.
  14. Yasuhiro Hayashi JP; Kouichi Mitani JP, Disk reproducing apparatus having active wide-range PLL device.
  15. Sawada Masayuki,JPX, Display device, and display control method and apparatus therefor.
  16. Leizerovich Gustavo D. ; Yeh Peter J., Dual band VCO with improved phase noise.
  17. Li, Wei; Bryan, Thomas Clark; Dang, Harry Huy; Eker, Mehmet Mustafa, Dual voltage-controlled oscillator structure with powder-down feature.
  18. Martin Chris G. (Boise ID), Frequency-variable oscillator controlled high efficiency charge pump.
  19. Lindstrom, Mats; Terry, Brian K., Fully integrated broadband tuner.
  20. Lindstrom,Mats; Terry,Brian K., Fully integrated broadband tuner.
  21. Kawakami Takaaki,JPX, Horizontal oscillation circuit capable of changing frequency.
  22. Kawakami Takaaki,JPX, Horizontal oscillation circuit capable of changing frequency.
  23. Duncan, Ralph; Kwan, Tom W., Integrated VCO having an improved tuning range over process and temperature variations.
  24. Duncan,Ralph; Kwan,Tom W., Integrated VCO having an improved tuning range over process and temperature variations.
  25. Noboru,Mitsuhiro; Isoda,Hiroshi; Amano,Shinji, Integrated circuit and receiving device.
  26. Wakayama, Myles; Jantzi, Stephen A.; Kim, Kwang Young; Cheung, Yee Ling Felix; Tong, Ka Wai, Low jitter high phase resolution PLL-based timing recovery system.
  27. Martin Frederick L. (Plantation FL) Carralero Cesar W. (Hialeah FL), Method and apparatus for controlling a voltage controlled oscillator tuning range in a frequency synthesizer.
  28. Tetzlaff,David E.; Goetting,F. Erich; Young,Steven P.; Hassoun,Marwan M.; Robinson,Moises E., Method and apparatus for providing frequency synthesis and phase alignment in an integrated circuit.
  29. Avanic Branko ; McKinney John K. ; Poggiali Frank A., Method and apparatus for reducing phase noise in a voltage controlled oscillator circuit.
  30. Cave Michael (Pflugerville TX), Method and apparatus for regulated low voltage charge pump.
  31. Peusens,Herbert; Clemens,Klaus, Method for driving a receiver stage and respective apparatus.
  32. Peusens, Herbert; Clemens, Klaus, Method of driving a receiver stage and respective apparatus.
  33. Dai, Liang; Lewis, Brandon Wayne; Bridges, Jeffrey Todd; Chen, Weihua, Methods and apparatus for dynamic frequency scaling of phase locked loops for microprocessors.
  34. Dvorak, Mark D., Multi-band voltage controlled oscillator.
  35. Ries, Christian, Multiband frequency generation using a single PLL-circuit.
  36. Jacob, Stefan; Peisl, Martin; Zweck, Harald, Multiple delay locked loop integration system and method.
  37. Kikuchi, Haruhide, Multiplied clock generating circuit.
  38. Vu,Roxanne; Nguyen,Huy; Lau,Benedict, PLL and method for providing a single/multiple adjustable frequency range.
  39. Kaneko,Makoto; Nakamura,Satoshi, PLL circuit with deadlock detection circuit.
  40. Hao, Jianbin; Zhu, Ning; Ke, Yanjing, PLLS covering wide operating frequency ranges.
  41. Hasegawa,Atsushi; Aoki,Tetsuya; Yamashita,Takeshi, Phase frequency synchronism circuitry and optical receiver.
  42. Mizuno Masayuki (Tokyo JPX), Phase lock loop having a reduced synchronization transfer period.
  43. Yoshida, Seiichiro; Sawada, Akihiro, Phase locked loop circuit and wireless communication system.
  44. Yeung Pak-Ho ; Wong Kern Wai ; Lewicki Laurence D., Phase locked loop fractional pulse swallowing frequency synthesizer.
  45. Moyal,Nathan; Mitchell,Eric; Gehring,Mark, Phase locked loop operable over a wide frequency range.
  46. Yao Chingchi, Phase locked loop with multiple, programmable, operating frequencies, and an efficient phase locked loop layout method.
  47. Muench, Paul D.; Prasad, Mangal; Smith, III, George E.; Sperling, Michael A., Phase locked loop with startup oscillator and primary oscillator.
  48. Nakanishi Jingo,JPX ; Nakase Yasunobu,JPX, Phase-locked loop circuit and voltage-controlled oscillator capable of producing oscillations in a plurality of frequency ranges.
  49. Chang, Horng-Der, Phase-locked loop circuit capable of adjusting the frequency range of spread spectrum clock.
  50. Bereza, William W.; Patel, Rakesh H., Phase-locked loop circuitry with multiple voltage-controlled oscillators.
  51. Wurzer, Steven G., Programmable phase-locked loop.
  52. Burgess,Paul, Radio transceiver having a phase-locked loop circuit.
  53. Burgess,Paul, Radio transceiver having a phase-locked loop circuit.
  54. Ninomiya, Shuichi, Receiver capable of selecting optimal voltage controlled oscillator.
  55. Lee,Kwon Cheol; Park,Sang Sin, Ring oscillator setting apparatus and method depending on environmental changes of an image formation apparatus.
  56. McKinney John K. ; Cruger Lorenzo ; Avanic Branko, Self-tuning and temperature compensated voltage controlled oscillator.
  57. Yamanaka Tadao,JPX ; Nakagawa Shinichi,JPX, Semiconductor device for controlling a delay time of an output signal of a PLL.
  58. Hayashi, Yasuhiro, Signal processing circuit having a voltage controlled oscillator capable of continuously changing the center frequency in accordance with a control voltage.
  59. Anders S. Nielsen DK; Pia Thomsen DK, Switchable up-conversion loop for a transmitting stage of a mobile phone.
  60. Harnishfeger, David B.; Brueske, Daniel E.; Martin, Frederick L., System and method for coarse tuning a phase locked loop (PLL) synthesizer using 2-PI slip detection.
  61. Ralph Duncan ; Tom W. Kwan, System and method for narrow band PLL tuning.
  62. Damgaard,Morten; Domino,William J.; Magoon,Rahul; Molnar,Alyosha C.; Zachan,Jeff, System for controlling the frequency of an oscillator.
  63. Caresosa,Mario; Kocaman,Namik, Transceiver system and method supporting multiple selectable voltage controlled oscillators.
  64. Fukuda Shinichi,JPX, Variable frequency ring oscillator and phase locked loop circuit to which the ring oscillator is adapted.
  65. Atesoglu, Ali, Voltage-controlled-oscillator circuitry with power supply noise rejection.
  66. Chen Oscal Tzyh-Chiang,TWX ; Sheen Robin Ruey-Bin,TWX, Wide-range and low-power consumption voltage-controlled oscillator.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로