$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Priority generator for providing controllable guaranteed fairness in accessing a shared bus 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H04Q-001/18
출원번호 US-0000759 (1993-01-05)
발명자 / 주소
  • Oman Price W. (Raleigh NC) Rindos
  • III Andrew J. (Durham NC)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 43  인용 특허 : 0

초록

A central arbiter uses priority generators to determine which resource on a shared bus has priority in accessing the bus. Each resource has a corresponding priority generator. Each priority generator has a counter having inputs and outputs. A starting value is provided at the inputs and the priority

대표청구항

A method of generating priorities for plural resources in a data processing system, said plural resources sharing a common device, comprising the steps of: a) providing for each resource a counter having an input for receiving an input signal representative of a starting value and an output for prov

이 특허를 인용한 특허 (43)

  1. Hoffberg, Steven M.; Hoffberg-Borghesani, Linda I., Alarm system controller and a method for controlling an alarm system.
  2. Schmidt, Jens Anton Thomsen, Apparatus and method for providing round-robin arbitration.
  3. Ansari, Ahmad R.; Applebaum, Jeffery H.; Shenoy, Kunal R., Arbitration for an embedded processor block core in an integrated circuit.
  4. Scandurra, Alberto; Pisasale, Salvatore, Arbitration method and circuit architecture therefore.
  5. Wang,Dongyan, Architecture for home network on world wide web.
  6. Wang,Dongyan, Architecture for home network on world wide web with private-public IP address/URL mapping.
  7. Galijasevic, Zijad; Ancelle, Antonin; Belge, Murat, Automatic prioritization of interrupts in a modeling environment.
  8. Dutton Drew J., Bus arbiter employing a transaction grading mechanism to dynamically vary arbitration priority.
  9. Gulick Dale E., Bus arbiter including aging factor counters to dynamically vary arbitration priority.
  10. Hewitt Larry D. ; Swanstrom Scott E., Bus arbiter including programmable request latency counters for varying arbitration priority.
  11. Hooks Douglas A. ; Dutton Drew J., Bus arbiter method and system.
  12. Dutton Drew J., Computer system including a plurality of real time peripheral devices having arbitration control feedback mechanisms.
  13. Witt David B. ; Pflum Marty L., Conditional latching mechanism and pipelined microprocessor employing the same.
  14. Wang,Dongyan; Humpleman,Richard, Device communication and control in a home network connected to an external network.
  15. Humpleman, Richard; Wang, Dongyan, Device customized home network top-level information architecture.
  16. Humpleman, Richard; Wang, Dongyan, Device discovery and configuration in a home network.
  17. Humpleman,Richard; Wang,Dongyan, Device discovery and control in a bridged home network.
  18. Gafken Andrew H. ; Bennett Joseph A. ; Poisner David I., Direct memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel number.
  19. Huang Paul,TWX ; Tseng Huan-Pin,TWX ; Wang Yao-Tzung,TWX ; Chang Tai-Chung,TWX ; Fan Kuo-Yen,TWX, Fair data bus arbitration system which assigns adjustable priority values to competing sources.
  20. O'Brien Rita M., Heuristic bus access arbiter.
  21. Litzenberger Paul D. (Wylie TX) Gottlieb Louis G. (Colorado Springs CO), High speed interface in a telecommunications network.
  22. Wang, Dongyan; Humpleman, Richard, Home network device information architecture.
  23. Sumihiro,Hiroshi, Information processing apparatus, information processing method, recording medium and program.
  24. Park, Hee-Chul, Interrupt signal processing circuit for sending interrupt requests to a computer system.
  25. Chowdhuri, Bhaskar, Method and apparatus for dynamically granting access of a shared resource among a plurality of requestors.
  26. Chowdhuri, Bhaskar, Method and apparatus for dynamically granting access of a shared resource among a plurality of requestors.
  27. Joseph Jeddeloh, Method and apparatus for efficient bus arbitration.
  28. Wahler,Richard E., Method and apparatus for handling interrupts.
  29. Spratt Michael Peter,GBX ; Sharon Oran,ILX, Method and apparatus for prioritized transmission of data over a network.
  30. Dobbins Timothy M. ; Bogin Zohar, Method and apparatus for transmission of signals over a shared line.
  31. Humpleman,Richard; Wang,Dongyan, Method and apparatus for universally accessible command and control information in a network.
  32. Hur,Ibrahim, Method and system for creating and dynamically selecting an arbiter design in a data processing system.
  33. Richard Humpleman ; Dongyan Wang, Method and system for device to device command and control in a network.
  34. Ries,Gilles; Agaesse,Jean Fran��ois, Method for arbitrating access to a shared resource.
  35. Pezzini,Saverio, Method for generating interrupt commands in a microprocessor system and relative priority interrupt controller.
  36. Joseph Jeddeloh, Method of bus arbitration using requesting device bandwidth and priority ranking.
  37. O'Brien Rita M., Multimedia system employing timers to properly allocate bus access.
  38. Gehman Judy M., Priority arbiter with shifting sequential priority scheme.
  39. Sekiyama, Hiroyuki, Processing device, method of determining internal configuration of processing device, and processing system.
  40. Kethareswaran, Harendran; Rao, Amit, Resource arbiter.
  41. Horst Robert W. ; Watson William J. ; Sonnier David P., Routing arbitration for shared resources.
  42. Maleck, Timothy C., System and method for implementing a multi-level interrupt scheme in a computer system.
  43. Lambrecht J. Andrew ; Hartmann Alfred C., Variable latency and bandwidth communication pathways.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로