Multi-lane controller
IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0985031
(1992-12-03)
|
우선권정보 |
JP-0025975 (1991-12-06) |
발명자
/ 주소 |
- Simmons John R. (Solihull GB2) Smout Peter D. (Solihull GB2) Tipton James (Solihull GB2)
|
출원인 / 주소 |
- Lucas Industries plc (West Midlands GB2 03)
|
인용정보 |
피인용 횟수 :
10 인용 특허 :
0 |
초록
▼
A multi-lane controller providing redundancy comprises two lanes. Each lane comprises an input/output interface, a data flow controller and a control data processor. Each data flow controller receives input data from and supplies output data to both input/output interfaces. The information exchange
A multi-lane controller providing redundancy comprises two lanes. Each lane comprises an input/output interface, a data flow controller and a control data processor. Each data flow controller receives input data from and supplies output data to both input/output interfaces. The information exchange between each lane does not rely on the proper operation of either the control data processor or data flow controller of any of the lanes.
대표청구항
▼
A multi-lane controller comprising: a first lane; a second lane; and a lane selector; said first lane comprising a first control data processor, a first data flow controller, a first signal path, a first input/output interface connected to said first data flow controller by said first signal path, a
A multi-lane controller comprising: a first lane; a second lane; and a lane selector; said first lane comprising a first control data processor, a first data flow controller, a first signal path, a first input/output interface connected to said first data flow controller by said first signal path, a first lane input, and a first lane output, said first control data processor being connected via said first data flow controller, said first signal path, and said first input/output interface to said first lane input and said first lane output; said second lane comprising a second control data processor, a second data flow controller, a second signal path, a second input/output interface connected to said second data flow controller by said second signal path, a second lane input, and a second lane output, said second control data processor being connected via said second data flow controller, said second signal path, and said second input/output interface to said second lane input and said second lane output; said first data flow controller having first and second inputs connected to said first and second signal paths, respectively, to receive input data from said first and second input/output interfaces, respectively, and to supply the input data to said first control data processor, said second data flow controller having third and fourth inputs connected to said first and second signal paths, respectively, to receive the input data from said first and second input/output interfaces, respectively, and to supply the input data to said second control data processor, said first and second data flow controllers being arranged to supply output data from said first and second control data processors to said first and second input/output interfaces, respectively; said data flow controller of each one of said lanes comprising first to fourth read/write memories having respective write inputs and read outputs, said first read/write memory having a write input connected to said control data processor of said one lane and a read output connected to said interface of said one lane, said second read/write memory having a write input connected to said control data processor of said one lane and a read output connected to said interface of an other of said lanes, said third read/write memory having a write input connected to said interface of said one lane and a read output connected to said control data processor of said one lane, and said fourth read/write memory having a write input connected to said interface of said other lane and a read output connected to said control data processor of said one lane; and said lane selector being arranged to permit the supply of output data to said lane output of one of said first and second lanes and to inhibit the supply of output data to said lane output of another of said first and second lanes.
이 특허를 인용한 특허 (10)
-
Jungck,Peder J.; Nguyen,Andrew T.; Najam,Zahid, Apparatus and method for interconnecting a processor to co-processors using a shared memory as the communication interface.
-
Jatou, Ross F.; Shu, Charlie J.; Subraman, Nandan, Controlled impedance display adapter.
-
Jatou, Ross F.; Shu, Charlie J.; Subraman, Nandan, Controlled impedance display adapter.
-
Michalko,Rodney G., Electrical starting, generation, conversion and distribution system architecture for a more electric vehicle.
-
Lucas Peter ; Senn Jeffrey ; Ballay Joseph ; Guyot Noah, Modular system and architecture for device control.
-
Lucas, Peter; Senn, Jeffrey; Ballay, Joseph; Guyot, Noah, Modular system and architecture for device control.
-
Thayer, Larry J., Repairing high-speed serial links.
-
Alexander, Curtis R.; Perez, Alonso; Doan, Thang, Standby SBC backplane.
-
Alexander, Curtis R.; Perez, Alonso; Doan, Thang, Standby SBC backplate.
-
Parson, Jerome W.; Klein, Christopher A., Translation device apparatus for configuring printed circuit board connectors.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.