$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Integrated circuit having passive circuit elements 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-027/02
출원번호 US-0115833 (1993-09-03)
발명자 / 주소
  • Staudinger Joseph (Gilbert AZ) Seely Warren L. (Chandler AZ) Patterson Howard W. (Phoenix AZ)
출원인 / 주소
  • Motorola, Inc. (Schaumburg IL 02)
인용정보 피인용 횟수 : 89  인용 특허 : 0

초록 ▼

An integrated circuit is formed from a first layer of conductive material (30) which is separated from a second layer of conductive material (39) by a layer of dielectric material (36). The first layer of conductive material (30) is patterned to form a first plate (32, 59) of a capacitor (22, 50, 62

대표청구항

An integrated circuit, comprising: a capacitor comprising first and second electrically conductive layers having a dielectric layer disposed therebetween; and an inductor formed on the dielectric layer and substantially surrounded by the second electrically conductive layer.

이 특허를 인용한 특허 (89)

  1. Yang, Yang; Liu, Chun Ting; Kopf, Rose; Chen, Chen Jung; Chua, Laylay, Adhering layers to metals with dielectric adhesive layers.
    상세보기
  2. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Chip package with die and substrate.
    상세보기
  3. Lin, Mou-Shiung; Lee, Jin-Yuan, Chip packages having dual DMOS devices with power management integrated circuits.
    상세보기
  4. Lin, Mou-Shiung, Chip structure with a passive device and method for forming the same.
    상세보기
  5. Kuo, Nick; Chou, Chiu-Ming; Chou, Chien-Kang; Lin, Chu-Fu, Chip structure with bumps and testing pads.
    상세보기
  6. Lin,Mou Shiung, Chip structure with redistribution traces.
    상세보기
  7. Chou,Ya Wei, Coplanar transformer with a capacitor.
    상세보기
  8. Leeuwenburgh Arie J.,NLX, Device comprising an integrated coil.
    상세보기
  9. McHenry Michael R., Electroless copper plating.
    상세보기
  10. Mizuno, Yoshihiro; Mi, Xiaoyu; Okuda, Hisao; Soneda, Hiromitsu; Ueda, Satoshi; Takahashi, Takeo, Electronic device and method of manufacturing the same.
    상세보기
  11. Larsson Berndt,SEX ; Buhrgard Magnus,SEX ; Kaminski Krzysztof,SEX, Flow control for switching.
    상세보기
  12. Shenoy Jayarama N., High performance chip/package inductor integration.
    상세보기
  13. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
    상세보기
  14. Lin, Mou-Shiung, High performance system-on-chip discrete components using post passivation process.
    상세보기
  15. Lin, Mou-Shiung, High performance system-on-chip inductor using post passivation process.
    상세보기
  16. Lin, Mou-Shing, High performance system-on-chip using post passivation process.
    상세보기
  17. Lin, Mou-Shiung, High performance system-on-chip using post passivation process.
    상세보기
  18. Thompson, David L.; Haubrich, Gregory J.; Goedeke, Steven D., Implantable medical device incorporating integrated circuit notch filters.
    상세보기
  19. Thompson, David L.; Haubrich, Gregory J., Implantable medical device incorporating miniaturized circuit module.
    상세보기
  20. Thompson, David L.; Haubrich, Gregory J., Implantable medical device incorporating miniaturized circuit module.
    상세보기
  21. Kuroda, Tadahiro, Inductor element, integrated circuit device, and three-dimensional circuit device.
    상세보기
  22. Lee, Jin-Yaun; Lin, Mou-Shiung; Huang, Ching-Cheng, Integrated chip package structure using ceramic substrate and method of manufacturing the same.
    상세보기
  23. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using organic substrate and method of manufacturing the same.
    상세보기
  24. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Integrated chip package structure using silicon substrate and method of manufacturing the same.
    상세보기
  25. Merrill Richard Billings ; Lee Tsung-Wen, Integrated inductor with filled etch.
    상세보기
  26. Chang Mau Chung F. ; Marcy ; 5th Henry O. ; Mehrotra Deepak ; Pedrotti Kenneth D. ; Pehlke David R. ; Seabury Charles W. ; Yao Jun J. ; Bartlett James L. ; Tham J. L. Julian, Integrated tunable inductance network and method.
    상세보기
  27. Teruo Sasagawa ; Brian W. Arbuckle, Integration of anodized metal capacitors and high temperature deposition capacitors.
    상세보기
  28. Noori, Hossein, LNA with variable gain and switched degeneration inductor.
    상세보기
  29. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Method for fabricating chip package with die and substrate.
    상세보기
  30. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
    상세보기
  31. Lin, Mou-Shiung; Lee, Jin-Yuan, Method for making high-performance RF integrated circuits.
    상세보기
  32. Corisis David J. ; Brooks Jerry M., Method of forming semiconductor die with integral decoupling capacitor.
    상세보기
  33. Park,Hong Bae; Shin,Yu Gyun; Kang,Sang Bom, Methods of manufacturing a thin film including hafnium titanium oxide and methods of manufacturing a semiconductor device including the same.
    상세보기
  34. Passeraub Philippe,CHX, Microstructure including a circuit integrated in a substrate on one surface of which is arranged a flat coil.
    상세보기
  35. Pedder David John,GB3, Multi-chip module inductor structure.
    상세보기
  36. Ma,Ssu Pin; Ho,Yen Shih, Planar spiral inductor structure with patterned microelectronic structure integral thereto.
    상세보기
  37. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
    상세보기
  38. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection process and structures.
    상세보기
  39. Lin, Mou Shiung; Lee, Jin Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  40. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  41. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  42. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  43. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  44. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  45. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  46. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  47. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  48. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  49. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  50. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chip.
    상세보기
  51. Lin, Mou Shiung; Lee, Jin Yuan, Post passivation interconnection schemes on top of IC chips.
    상세보기
  52. Lin, Mou-Shiung; Lee, Jin-Yuan, Post passivation interconnection schemes on top of IC chips.
    상세보기
  53. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chips.
    상세보기
  54. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of IC chips.
    상세보기
  55. Lin, Mou-Shiung, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  56. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  57. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  58. Lin,Mou Shiung, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  59. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  60. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  61. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  62. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  63. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  64. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  65. Lin,Mou Shiung; Lee,Jin Yuan, Post passivation interconnection schemes on top of the IC chips.
    상세보기
  66. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection structures.
    상세보기
  67. Van Roosmalen Marcel Wilhelm Rudolf Martin,NLX ; Verreck Maurice,NLX, Q inductor with multiple metallization levels.
    상세보기
  68. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
    상세보기
  69. Lee, Wen-Chieh; Lin, Mou-Shiung; Chou, Chien-Kang; Liu, Yi-Cheng; Chou, Chiu-Ming; Lee, Jin-Yuan, Semiconductor chip with coil element over passivation layer.
    상세보기
  70. Shionoiri, Yutaka, Semiconductor device and communication system using the semiconductor device.
    상세보기
  71. Lin, Yaojian; Liu, Kai; Chen, Kang, Semiconductor device including integrated passive device formed over semiconductor die with conductive bridge and fan-out redistribution layer.
    상세보기
  72. Corisis, David J.; Brooks, Jerry M., Semiconductor die with integral decoupling capacitor.
    상세보기
  73. Park,Youn Sik, Semiconductor integrated circuit having on-chip termination.
    상세보기
  74. Lin, Mou-Shiung; Lee, Jin-Yuan; Huang, Ching-Cheng, Semiconductor package with interconnect layers.
    상세보기
  75. Jui-Hsiang Pan TW, Silicon chip built-in inductor structure.
    상세보기
  76. Min-Hwa Chi TW; Chia-Shiung Tsai TW; Yeur-Luen Tu TW, Structure of merged vertical capacitor inside spiral conductor for RF and mixed-signal applications.
    상세보기
  77. Min-Hwa Chi TW; Chia-Shiung Tsai TW; Yeur-Luen Tu TW, Structure of merged vertical capacitor inside spiral conductor for RF and mixed-signal applications.
    상세보기
  78. Burghartz Joachim Norbert ; Jenkins Keith Aelwyn ; Soyuer Mehmet, Substrate contact for integrated spiral inductors.
    상세보기
  79. Sunil D. Wijeyesekera ; Jing Jing ; Donald C. Benson ; Teruo Sasagawa, Thin film capacitors.
    상세보기
  80. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
    상세보기
  81. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
    상세보기
  82. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
    상세보기
  83. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
    상세보기
  84. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
    상세보기
  85. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
    상세보기
  86. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
    상세보기
  87. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Top layers of metal for integrated circuits.
    상세보기
  88. Lin,Mou Shiung; Chou,Chiu Ming; Chou,Chien Kang, Top layers of metal for integrated circuits.
    상세보기
  89. Lin, Mou-Shiung; Wei, Gu-Yeon, Voltage regulator integrated with semiconductor chip.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로