초록 ▼

A ROM device with an array of cells and a method of manufacturing comprises: forming closely spaced conductors in the surface of a semiconductor substrate having a second type of background impurity. Insulation is formed on the substrate. Closely spaced, parallel, conductors on the insulation are ar

A ROM device with an array of cells and a method of manufacturing comprises: forming closely spaced conductors in the surface of a semiconductor substrate having a second type of background impurity. Insulation is formed on the substrate. Closely spaced, parallel, conductors on the insulation are arranged orthogonally to the line regions. Glass insulation is formed over the conductors. Reflowing the glass insulation, forming contacts and forming a metal layer on the glass insulation follow. A resist is formed, exposed forming a resist metal pattern, then etching through the resist to pattern metal and removing the resist. Depositing a resist onto the patterned metal, and exposing the second resist with a custom code pattern, developing the resist into a mask follow. Impurity ions are implanted into the substrate adjacent to the conductors through the openings in a second resist layer. The device is passivated followed by activating the implanted impurity ions by annealing the device at a temperature less than or equal to about 520°C. in a forming gas or N2 atmosphere.

대표청구항 ▼

An improved method of manufacturing a Read Only Memory device with an array of cells comprising: a) forming a plurality of spaced line regions with a first P or N impurity type in and adjacent to the surface of a semiconductor substrate having a background impurity type, b) forming an insulating lay

An improved method of manufacturing a Read Only Memory device with an array of cells comprising: a) forming a plurality of spaced line regions with a first P or N impurity type in and adjacent to the surface of a semiconductor substrate having a background impurity type, b) forming an insulating layer on the surface of said substrate, c) forming a plurality of spaced, parallel, electrically conductive word lines on said insulating layer arranged orthogonally relative to said line regions, d) forming a glass insulating layer comprising an undopad glass sublayer having a thickness of about 1,000 Åover said conductive lines, followed by forming a of doped glass overlayer over said undopad glass sublayer, said overlayer having a thickness between about 1,000 Åand about 2,000 Å, e) reflowing said glass insulating layer at a temperature of about 900°C. to planarize said glass sublayer and said glass overlayer reducing the thickness of said overlayer with said overlayer and said sublayer having a combined thickness of about 2500 Åover said word lines, f) forming contacts, g) forming a metal layer and a titanium nitride layer on said glass insulating layer, h) depositing a resist layer on said metal layer, i) exposing said resist layer with a metal pattern, etching said metal layer and said glass overlayer through said resist layer to form patterned metal leaving behind said glass underlayer with a range of thickness of said glass underlayer with a thickness between about 500 Åand about 1,500 Åand then removing said resist layer, j) depositing a second resist layer onto said device, and exposing said second resist layer with an ion implantation pattern, k) developing said second resist layer into a mask, l) implanting impurity ions into said substrate adjacent to said conductive lines through said openings in said second mask, m) removing said second resist layer, n) passivating said device, and o) activating said implanted impurity ions by annealing said device at a temperature between about 400°C. and about 520°C. in a gas atmosphere, whereby the metallurgy and the electrical contacts to the substrate, line regions and conductor lines are protected from adverse effect during annealing.