$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Field programmable digital signal processing array integrated circuit 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-007/38
  • G06G-007/12
출원번호 US-0109727 (1993-08-20)
발명자 / 주소
  • McCollum John L. (Saratoga CA)
출원인 / 주소
  • Actel Corporation (Sunnyvale CA 02)
인용정보 피인용 횟수 : 180  인용 특허 : 0

초록 ▼

A field programmable, digital signal processing integrated circuit is formed in a semiconductor die and includes an array of arithmetic logic (ALU) circuits. A user programmable interconnect architecture is superimposed on the array of ALU circuits. One or more interface circuits comprising digital-

대표청구항 ▼

A field programmable, digital signal processing integrated circuit, comprising: a plurality of input/output pads; at least one analog to digital converter disposed in said integrated circuit, said at least one analog to digital converter having an analog input and a plurality of digital outputs; at

이 특허를 인용한 특허 (180)

  1. Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen, Adder-rounder circuitry for specialized processing block in programmable logic device.
    상세보기
  2. Langhammer, Martin, Angular range reduction in an integrated circuit device.
    상세보기
  3. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Array processor having a segmented bus system.
    상세보기
  4. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
    상세보기
  5. Langhammer, Martin, Calculation of trigonometric functions in an integrated circuit device.
    상세보기
  6. Langhammer, Martin, Calculation of trigonometric functions in an integrated circuit device.
    상세보기
  7. Langhammer, Martin, Calculation of trigonometric functions in an integrated circuit device.
    상세보기
  8. Langhammer, Martin, Calculation of trigonometric functions in an integrated circuit device.
    상세보기
  9. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
    상세보기
  10. Langhammer, Martin, Combined adder and pre-adder for high-radix multiplier circuit.
    상세보기
  11. Langhammer, Martin, Combined floating point adder and subtractor.
    상세보기
  12. Mauer, Volker, Combined interpolation and decimation filter for programmable logic device.
    상세보기
  13. Langhammer, Martin, Computing floating-point polynomials in an integrated circuit device.
    상세보기
  14. Langhammer, Martin; Pasca, Bogdan, Computing floating-point polynomials in an integrated circuit device.
    상세보기
  15. Ikeda,Kenji; Shimura,Hiroshi; Sato,Tomoyoshi, Configurable interconnection of multiple different type functional units array including delay type for different instruction processing.
    상세보기
  16. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  17. Langhammer, Martin, Configuring a programmable integrated circuit device to perform matrix multiplication.
    상세보기
  18. Langhammer, Martin, Configuring floating point operations in a programmable device.
    상세보기
  19. Langhammer, Martin, Configuring floating point operations in a programmable logic device.
    상세보기
  20. Leung, Wai-Bor; Lui, Henry Y., DSP block for implementing large multiplier on a programmable integrated circuit device.
    상세보기
  21. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  22. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  23. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  24. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  25. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  26. Vorbach, Martin, Data processing system.
    상세보기
  27. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
    상세보기
  28. Frederick, Michael T.; Somani, Arun K., Depth-optimal mapping of logic chains in reconfigurable fabrics.
    상세보기
  29. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
    상세보기
  30. Langhammer,Martin; Starr,Gregory; Hwang,Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
    상세보기
  31. Langhammer,Martin; Starr,Gregory; Hwang,Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
    상세보기
  32. Schier,Thorsten; Askeroth,Jonas; Sjoberg,Greger, Digital filter and method for performing a multiplication based on a look-up table.
    상세보기
  33. Demirsoy, Suleyman Sirri; Yi, Hyun, Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering.
    상세보기
  34. Demirsoy, Suleyman Sirri; Yi, Hyun, Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering.
    상세보기
  35. Demirsoy, Suleyman; Yi, Hyun, Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering.
    상세보기
  36. Langhammer, Martin, Digital signal processing circuitry with redundancy and ability to support larger multipliers.
    상세보기
  37. Langhammer, Martin; Lin, Yi-Wen; Streicher, Keone, Digital signal processing circuitry with redundancy and bidirectional data paths.
    상세보기
  38. Langhammer, Martin, Discrete Fourier Transform in an integrated circuit device.
    상세보기
  39. Langhammer, Martin, Double-clocked specialized processing block in an integrated circuit device.
    상세보기
  40. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX, Dynamically reconfigurable data processing system.
    상세보기
  41. Lapat, Ronald; Patrizi, Michael R.; Blair, Shane D., Electronically reconfigurable bandwidth and channel number analog-to-digital converter circuit for radar systems.
    상세보기
  42. Beal Samuel W. ; Kaptonoglu Sinan ; Lien Jung-Cheun ; Shu William ; Chan King W. ; Plants William C., Enhanced field programmable gate array.
    상세보기
  43. John E. McGowan, Field programmable gate array with mask programmed input and output buffers.
    상세보기
  44. McGowan John E., Field programmable gate array with mask programmed input and output buffers.
    상세보기
  45. Marshall, Alan; Stansfield, Anthony; Vuillemin, Jean, Field programmable processor arrays.
    상세보기
  46. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
    상세보기
  47. Wang, Hsinshih, High performance datapath unit for behavioral data transmission and reception.
    상세보기
  48. Agrawal, Om P.; Zhu, Jinghui; Chi, Kuang; Chen, ChienKuang, High speed interface for a programmable interconnect circuit.
    상세보기
  49. Chou, Shin-I, High-rate interpolation or decimation filter in integrated circuit device.
    상세보기
  50. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
    상세보기
  51. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  52. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  53. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
    상세보기
  54. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  55. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  56. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  57. Vorbach,Martin; M？nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
    상세보기
  58. Ikeda, Kenji; Shimura, Hiroshi; Sato, Tomoyoshi, IC containing matrices of plural type operation units with configurable routing wiring group and plural delay operation units bridging two wiring groups.
    상세보기
  59. Marshall, Alan David; Stansfield, Anthony; Vuillemin, Jean, Implementation of multipliers in programmable arrays.
    상세보기
  60. Langhammer, Martin, Implementing division in a programmable integrated circuit device.
    상세보기
  61. Langhammer, Martin, Implementing large multipliers in a programmable integrated circuit device.
    상세보기
  62. Langhammer, Martin, Implementing mixed-precision floating-point operations in a programmable integrated circuit device.
    상세보기
  63. Langhammer, Martin, Implementing multipliers in a programmable integrated circuit device.
    상세보기
  64. Distinti, Robert J; Smith, Harry F, Integrated circuit having circuit blocks that are selectively interconnectable using programming instructions received from a remote location, such as the internet.
    상세보기
  65. Andre DeHon ; Ethan Mirsky ; Thomas F. Knight, Jr., Intermediate-grain reconfigurable processing device.
    상세보기
  66. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
    상세보기
  67. DeHon Andre ; Mirsky Ethan ; Knight ; Jr. Thomas F., Intermediate-grain reconfigurable processing device.
    상세보기
  68. DeHon, Andre; Mirsky, Ethan; Knight, Jr., Thomas F., Intermediate-grain reconfigurable processing device.
    상세보기
  69. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
    상세보기
  70. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
    상세보기
  71. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
    상세보기
  72. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
    상세보기
  73. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
    상세보기
  74. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
    상세보기
  75. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  76. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  77. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  78. Frederick, Michael T.; Somani, Arun K., Logic element architecture for generic logic chains in programmable devices.
    상세보기
  79. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
    상세보기
  80. Langhammer, Martin, Matrix decomposition in an integrated circuit device.
    상세보기
  81. Kurtz, Brian L., Matrix operations in an integrated circuit device.
    상세보기
  82. Langhammer, Martin, Matrix operations in an integrated circuit device.
    상세보기
  83. Stansfield, Anthony; Marshall, Alan David; Vuillemin, Jean, Method and apparatus for providing instruction streams to a processing device.
    상세보기
  84. Stansfield, Anthony; Marshall, Alan David; Vuillemin, Jean, Method and apparatus for varying instruction streams provided to a processing device using masks.
    상세보기
  85. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  86. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  87. Manzolati,Richard J., Method and system for optimizing performance of an apparatus.
    상세보기
  88. Mohan Sundararajarao ; Trimberger Stephen M., Method for configuring FPGA memory planes for virtual hardware computation.
    상세보기
  89. Mauer, Volker; Demirsoy, Suleyman Sirri, Method for configuring a finite impulse response filter in a programmable logic device.
    상세보기
  90. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  91. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  92. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  93. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
    상세보기
  94. Vorbach,Martin, Method for debugging reconfigurable architectures.
    상세보기
  95. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
    상세보기
  96. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
    상세보기
  97. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
    상세보기
  98. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  99. Vorbach Martin,DEX ; Munch Robert,DEX, Method for the automatic address generation of modules within clusters comprised of a plurality of these modules.
    상세보기
  100. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
    상세보기
  101. May,Frank; N？ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
    상세보기
  102. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
    상세보기
  103. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  104. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
    상세보기
  105. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  106. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  107. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  108. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  109. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  110. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  111. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  112. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  113. Vorbach Martin,DEX ; Munch Robert,DEX, Method of the self-synchronization of configurable elements of a programmable unit.
    상세보기
  114. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  115. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  116. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  117. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
    상세보기
  118. Vorbach, Martin, Methods and devices for treating and/or processing data.
    상세보기
  119. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun, Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry.
    상세보기
  120. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun, Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry.
    상세보기
  121. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun, Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry.
    상세보기
  122. Hewitt Larry D. ; Blumenthal Jeffrey M. ; Brehmer Geoffrey E. ; Brown Glen W. ; Cabler Carlin Dru ; Feemster Ryan ; Guercio David ; Gulick Dale E. ; Hogan Michael ; Linz Alfredo R. ; Norris David ; S, Monolithic PC audio circuit.
    상세보기
  123. Langhammer, Martin, Multi-operand floating point operations in a programmable integrated circuit device.
    상세보기
  124. Langhammer, Martin, Multiple-precision processing block in a programmable integrated circuit device.
    상세보기
  125. Choe, Kok Heng; Ngai, Tony K; Lui, Henry Y., Multiplier-accumulator circuitry and methods.
    상세보기
  126. Langhammer, Martin, Normalization of floating point operations in a programmable integrated circuit device.
    상세보기
  127. Langhammer, Martin, Normalization of floating point operations in a programmable integrated circuit device.
    상세보기
  128. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
    상세보기
  129. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  130. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  131. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
    상세보기
  132. Mauer, Volker; Langhammer, Martin, Pipelined systolic finite impulse response filter.
    상세보기
  133. Langhammer, Martin, Polynomial calculations optimized for programmable integrated circuit device structures.
    상세보기
  134. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
    상세보기
  135. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
    상세보기
  136. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
    상세보기
  137. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
    상세보기
  138. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
    상세보기
  139. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
    상세보기
  140. Callen, Greg S., Programmable ALU.
    상세보기
  141. Teifel,John R.; Manohar,Rajit, Programmable asynchronous pipeline arrays.
    상세보기
  142. Langhammer, Martin, Programmable device using fixed and configurable logic to implement floating-point rounding.
    상세보기
  143. Langhammer, Martin, Programmable device using fixed and configurable logic to implement recursive trees.
    상세보기
  144. Mauer, Volker; Langhammer, Martin, Programmable device with specialized multiplier blocks.
    상세보기
  145. Pedersen Bruce B., Programmable logic array integrated circuits with enhanced carry routing.
    상세보기
  146. Distinti Robert J ; Smith Harry F, Programmably interconnected programmable devices.
    상세보기
  147. Langhammer, Martin, QR decomposition in an integrated circuit device.
    상세보기
  148. Mauer, Volker, QR decomposition in an integrated circuit device.
    상세보기
  149. Austin H. Lesea, Realizing analog-to-digital converter on a digital programmable integrated circuit.
    상세보기
  150. Lesea Austin H., Realizing analog-to-digital converter on a digital programmable integrated circuit.
    상세보기
  151. Vorbach, Martin, Reconfigurable elements.
    상세보기
  152. Vorbach, Martin, Reconfigurable elements.
    상세보기
  153. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
    상세보기
  154. Saito, Miyoshi; Hirose, Yoshio, Reconfigurable integrated circuit, system development method and data processing method.
    상세보기
  155. Vorbach,Martin; M？nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
    상세보기
  156. Alan David Marshall GB; Anthony Stansfield GB; Jean Vuillemin FR, Reconfigurable processor devices.
    상세보기
  157. Marshall, Alan David; Stansfield, Anthony; Vuillemin, Jean, Reconfigurable processor devices.
    상세보기
  158. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  159. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  160. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  161. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  162. Vorbach,Martin, Reconfigurable sequencer structure.
    상세보기
  163. Vorbach, Martin; Bretz, Daniel, Router.
    상세보기
  164. Vorbach,Martin; Bretz,Daniel, Router.
    상세보기
  165. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
    상세보기
  166. Vorbach,Martin; M？nch,Robert, Run-time reconfiguration method for programmable units.
    상세보기
  167. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  168. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  169. Suzuki Kazumasa,JPX, Semiconductor integrated circuit.
    상세보기
  170. Langhammer, Martin; Dhanoa, Kulwinder, Solving linear matrices in an integrated circuit device.
    상세보기
  171. Langhammer, Martin, Specialized processing block for implementing floating-point multiplier with subnormal operation support.
    상세보기
  172. Xu, Lei; Mauer, Volker; Perry, Steven, Specialized processing block for programmable integrated circuit device.
    상세보기
  173. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Lin, Yi-Wen, Specialized processing block for programmable logic device.
    상세보기
  174. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Pelt, Robert L., Specialized processing block for programmable logic device.
    상세보기
  175. Langhammer, Martin; Lee, Kwan Yee Martin; Nguyen, Triet M.; Streicher, Keone; Azgomi, Orang, Specialized processing block for programmable logic device.
    상세보기
  176. Lee, Kwan Yee Martin; Langhammer, Martin; Lin, Yi-Wen; Nguyen, Triet M., Specialized processing block for programmable logic device.
    상세보기
  177. Lee, Kwan Yee Martin; Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen, Specialized processing block for programmable logic device.
    상세보기
  178. Langhammer, Martin, Specialized processing block with fixed- and floating-point structures.
    상세보기
  179. Sundararajarao Mohan ; Stephen M. Trimberger, System and method of computation in a programmable logic device using virtual instructions.
    상세보기
  180. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로