Davidson George S. (Albuquerque NM) Grafe Victor G. (Albuquerque NM)
출원인 / 주소
The United States of America as represented by the United States Department of Energy (Washington DC 06)
인용정보
피인용 횟수 :
66인용 특허 :
0
초록▼
A data flow computer which of computing is disclosed which utilizes a data driven processor node architecture. The apparatus in a preferred embodiment includes a plurality of First-In-First-Out (FIFO) registers, a plurality of related data flow memories, and a processor. The processor makes the nece
A data flow computer which of computing is disclosed which utilizes a data driven processor node architecture. The apparatus in a preferred embodiment includes a plurality of First-In-First-Out (FIFO) registers, a plurality of related data flow memories, and a processor. The processor makes the necessary calculations and includes a control unit to generate signals to enable the appropriate FIFO register receiving the result. In a particular embodiment, there are three FIFO registers per node: an input FIFO register to receive input information form an outside source and provide it to the data flow memories; an output FIFO register to provide output information from the processor to an outside recipient; and an internal FIFO register to provide information from the processor back to the data flow memories. The data flow memories are comprised of four commonly addressed memories. A parameter memory holds the A and B parameters used in the calculations; an opcode memory holds the instruction; a target memory holds the output address; and a tag memory contains status bits for each parameter. One status bit indicates whether the corresponding parameter is in the parameter memory and one status but to indicate whether the stored information in the corresponding data parameter is to be reused. The tag memory outputs a “fire”signal (signal R VALID) when all of the necessary information has been stored in the data flow memories, and thus when the instruction is ready to be fired to the processor.
대표청구항▼
A data flow machine, comprising at least two processor elements capable of receiving an input data token and operatively interconnected to receive and transmit data tokens between them, each of said processor elements comprising: (a) two processors operatively connected, each of said processors furt
A data flow machine, comprising at least two processor elements capable of receiving an input data token and operatively interconnected to receive and transmit data tokens between them, each of said processor elements comprising: (a) two processors operatively connected, each of said processors further comprising control logic, data paths operatively connecting at least one execution unit, an input means connected to receive said input data token to a data flow memory in a one-to-one operative connection with said processor and deliver said input data token to said data flow memory, said input means of each of said processors further comprises a first input FIFO register, a second input FIFO register, and a third input FIFO register, said first input FIFO register operatively connected to receive an input data token from the data flow memory in the one-to-one operative connection with that processor, said second input FIFO register operatively connected to receive an input data token from the other processor of the same processor element, and said third input FIFO register operatively connected to receive an input data token from another processor element, a flag checking and updating means, a transmitting means and an output means to output said data token, said output means connected to said execution unit and comprising a first output FIFO register, a second output FIFO register, and a third output FIFO register, (b) said data flow memory having a plurality of storage locations, each storage location having an address and a plurality of storage areas further comprising: a parameter storage area for storing at least one parameter indicator, an operation storage area for storing an operation indicator of an operation to be performed on at least one of said parameter indicators, a flag storage area having a state representative of the presence of parameter indicators required by said operation, and an output target address storage area which provides an output target address to which said output data token is directed; wherein said input means directs an input data token having a target address and a first parameter indicator to one of said storage locations identified by said target address, and in response thereto said flag checking and updating means checks the state of the flag in the flag storage area in the identified storage location to determine if other parameter indicators required by the operation in the identified storage location are present and further updates the state of the flag in the flag storage area in the identified storage location to indicate that said first parameter indicator is present, and in response thereto said transmitting means transmits said operation indicator and those parameter indicators that are present in said identified storage location to said execution unit wherein said operation is performed and a valid output data token is generated only if all parameter indicators required by the operation are present in the identified storage location, said first output FIFO register is operatively connected to transmit an output data token to the data flow memory in the one-to-one operative connection with that processor, said second output FIFO register is operatively connected to transmit an output data token to the other processor of the same processor element, and said third output FIFO register is operatively connected to transmit an output data token to another processor element.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허를 인용한 특허 (66)
Ramchandran, Amit, Adaptable datapath for a digital processing system.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
Lynch Thomas W. ; Ahmed Ashraf, Apparatus and method for tagging floating point operands and results for rapid detection of special floating point numbers.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
Davidson George S. (8516 San Francisco NE. Albuquerque NM 87109) Grafe Victor Gerald (1909 Saturn Ct. NE. Albuquerque NM 87112), Direct match data flow memory for data driven computing.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
Shang, Weihua; Liu, Yongzhi; Lueckenbach, William Henry; Liu, Li; Zhang, Yu, Multi-processor based programmable logic controller and method for operating the same.
Hayashi Kenichi,JPX ; Koyanagi Yoichi,JPX ; Horie Takeshi,JPX ; Shiraki Osamu,JPX, Parallel computer which verifies direct data transmission between local memories with a send complete flag.
Anderson Dewey Charles ; Busayapongchai Senis ; Dibrell Audrey ; Anderson David J., Routing information within an adaptive routing architecture of an information retrieval system.
Anderson Dewey Charles ; Busayapongchai Senis ; Dibrell Audrey ; Anderson David J., Using a routing architecture to route information between an orignation module and a destination module in an information retrieval system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.