$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Data flow machine for data driven computing

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
출원번호 US-0559523 (1990-07-24)
발명자 / 주소
  • Davidson George S. (Albuquerque NM) Grafe Victor G. (Albuquerque NM)
출원인 / 주소
  • The United States of America as represented by the United States Department of Energy (Washington DC 06)
인용정보 피인용 횟수 : 66  인용 특허 : 0

초록

A data flow computer which of computing is disclosed which utilizes a data driven processor node architecture. The apparatus in a preferred embodiment includes a plurality of First-In-First-Out (FIFO) registers, a plurality of related data flow memories, and a processor. The processor makes the nece

대표청구항

A data flow machine, comprising at least two processor elements capable of receiving an input data token and operatively interconnected to receive and transmit data tokens between them, each of said processor elements comprising: (a) two processors operatively connected, each of said processors furt

이 특허를 인용한 특허 (66)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Lynch Thomas W. ; Ahmed Ashraf, Apparatus and method for tagging floating point operands and results for rapid detection of special floating point numbers.
  12. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  17. Bass, Michael Wayne; Elkins, Dennis F.; Winkler, Bret D., Calibration system and method for light modulation device.
  18. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  19. Fant, Karl, Concurrent processing element system, and method.
  20. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  21. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  22. Davidson George S. (8516 San Francisco NE. Albuquerque NM 87109) Grafe Victor Gerald (1909 Saturn Ct. NE. Albuquerque NM 87112), Direct match data flow memory for data driven computing.
  23. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  24. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  25. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  26. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  27. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  28. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  29. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  30. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  31. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  32. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  33. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  34. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  35. Le Van Suu Maurice Gilbert,FRX, Method and apparatus for determining a composition of an integrated circuit.
  36. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  37. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  38. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  39. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  40. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  41. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  42. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  43. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  44. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  45. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  46. Ussery Cary ; Levia Oz ; Ryan Raymond, Method of generating application specific integrated circuits using a programmable hardware architecture.
  47. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  48. Ebeling, W. H. Carl; Hogenauer, Eugene B., Method, system and software for programming reconfigurable hardware.
  49. Shang, Weihua; Liu, Yongzhi; Lueckenbach, William Henry; Liu, Li; Zhang, Yu, Multi-processor based programmable logic controller and method for operating the same.
  50. Hayashi Kenichi,JPX ; Koyanagi Yoichi,JPX ; Horie Takeshi,JPX ; Shiraki Osamu,JPX, Parallel computer which verifies direct data transmission between local memories with a send complete flag.
  51. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  52. Christensen, Robert R.; Elkins, Dennis F., Projection method for reducing interpixel gaps on a viewing surface.
  53. Anderson Dewey Charles ; Busayapongchai Senis ; Dibrell Audrey ; Anderson David J., Routing information within an adaptive routing architecture of an information retrieval system.
  54. Leijten Jeroen A. J.,NLX ; Van Meerbergen Jozef L.,NLX ; Timmer Adwin H.,NLX, Signal processing device.
  55. Master,Paul L.; Watson,John, Storage and delivery of device features.
  56. Bennett, David W.; Sundararajan, Prasanna, Synchronization of parallel memory accesses in a dataflow circuit.
  57. Christensen, Robert R.; Winkler, Bret D.; Elkins, Dennis; Tanner, Allen H., System and method for aligning RGB light in a single modulator projector.
  58. Carlson, Kenneth L., System and method for displaying a planar image on a curved surface.
  59. Carlson, Kenneth L., System and method for displaying distant 3-D stereo on a dome surface.
  60. Carlson, Kenneth L., System and method for displaying images in 3-D stereo.
  61. Anderson, Dewey C.; Anderson, David J., System and method for retrieving information from a database using an index of XML tags and metafiles.
  62. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  63. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  64. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  65. Anderson Dewey Charles ; Busayapongchai Senis ; Dibrell Audrey ; Anderson David J., Using a routing architecture to route information between an orignation module and a destination module in an information retrieval system.
  66. Holt Jeffrey J., Vertex list management system.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트