$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Quick resolving latch 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-003/356
출원번호 US-0196327 (1994-02-15)
발명자 / 주소
  • Motley Gordon W. (Ft. Collins CO) Meier Peter J. (Ft. Collins CO) Miller Brian C. (Ft. Collins CO)
출원인 / 주소
  • Hewlett-Packard Company (Palo Alto CA 02)
인용정보 피인용 횟수 : 104  인용 특허 : 0

초록 ▼

A CMOS latch circuit having a second feedback inverter and a switching circuit to switch the second feedback inverter out of the circuit when the latch is being loaded. A first circuit implementation uses a single PFET as the switching circuit, and a second circuit implementation incorporates an NFE

대표청구항 ▼

A latch circuit for storing data in a digital circuit, said latch circuit comprising: a feed-forward inverter circuit; a first feedback inverter circuit having an input connected to an output of said feed-forward inverter circuit and having an output connected to an input of said feed-forward invert

이 특허를 인용한 특허 (104)

  1. Uhlmann Gregory John, Adjustable feedback for CMOS latches.
    상세보기
  2. Pitkethly, Scott; Masleid, Robert Paul, Advanced repeater utilizing signal distribution delay.
    상세보기
  3. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
    상세보기
  4. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
    상세보기
  5. Pitkethly, Scott, Advanced repeater with duty cycle adjustment.
    상세보기
  6. Chromczak, Jeffrey Christopher, Apparatus for controllable delay cell and associated methods.
    상세보기
  7. Sugisawa Junji ; Cornet Jean Claude, Boosted differential latch.
    상세보기
  8. Choi,Jae Bum; Kim,Eon Guk, Bus holders having wide input and output voltage ranges and tolerant input/output buffers using the same.
    상세보기
  9. Masleid, Robert Paul; Dholabhai, Vatsal, Circuit with enhanced mode and normal mode.
    상세보기
  10. Masleid, Robert Paul; Kowalczyk, Andre, Circuits and methods for detecting and assisting wire transitions.
    상세보기
  11. Masleid, Robert, Circuits, systems and methods relating to a dynamic dual domino ring oscillator.
    상세보기
  12. Masleid,Robert P., Circuits, systems and methods relating to dynamic ring oscillators.
    상세보기
  13. Masleid, Robert Paul, Column select multiplexer circuit for a domino random access memory array.
    상세보기
  14. Masleid,Robert P., Column select multiplexer circuit for a domino random access memory array.
    상세보기
  15. Masleid, Robert Paul, Configurable delay chain with stacked inverter delay elements.
    상세보기
  16. Masleid, Robert Paul, Configurable delay chain with switching control for tail delay elements.
    상세보기
  17. Masleid, Robert Paul, Configurable tapered delay chain with multiple sizes of delay elements.
    상세보기
  18. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
    상세보기
  19. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
    상세보기
  20. Masleid, Robert P.; Pitkethly, Scott, Cross point switch.
    상세보기
  21. Wong, Derek, Digital circuits exhibiting reduced power consumption.
    상세보기
  22. Scoville, Christopher W., Dual-edge shaping latch/synchronizer for re-aligning edges.
    상세보기
  23. Masleid, Robert P, Dynamic ring oscillators.
    상세보기
  24. Lee, Chin, Fault-tolerant inverter circuit.
    상세보기
  25. Ramaraju, Ravindraraj; Kenkare, Prashant U., Flip-flop having shared feedback and method of operation.
    상세보기
  26. Ramaraju, Ravindraraj; Kenkare, Prashant U., Flip-flop having shared feedback and method of operation.
    상세보기
  27. Ramaraju, Ravindraraj; Kenkare, Prashant U., Flip-flop having shared feedback and method of operation.
    상세보기
  28. Asa,Gil; Moshe,David, High-gain synchronizer circuitry and methods.
    상세보기
  29. Masleid, Robert P, Inverting zipper repeater circuit.
    상세보기
  30. Masleid, Robert P., Inverting zipper repeater circuit.
    상세보기
  31. Masleid, Robert Paul, Inverting zipper repeater circuit.
    상세보기
  32. Fukuoka, Kouhei, Latch circuit and semiconductor integrated circuit having the same.
    상세보기
  33. Masleid, Robert, Leakage efficient anti-glitch filter.
    상세보기
  34. Noguchi,Hidekazu, Level shift circuit.
    상세보기
  35. Azami, Munehiro; Tanada, Yoshifumi, Light emitting device.
    상세보기
  36. Azami, Munehiro; Tanada, Yoshifumi, Light emitting device.
    상세보기
  37. Burr, James B., Low voltage latch with uniform sizing.
    상세보기
  38. Sun, Yu; Van Buskirk, Michael A.; Ramsbey, Mark T., Method of fabricating double densed core gates in sonos flash memory.
    상세보기
  39. Macaluso,Steven M., Non-latching enveloping curves generator.
    상세보기
  40. Tam Kimo Y. F., Output stage having a high disabled output impedance and a low power integrated back buffer to provide disabled output d.
    상세보기
  41. Joseph Ku ; Stuart Siu, Power efficient and high performance flip-flop.
    상세보기
  42. Masleid, Robert Paul, Power efficient multiplexer.
    상세보기
  43. Masleid, Robert Paul, Power efficient multiplexer.
    상세보기
  44. Masleid, Robert Paul, Power efficient multiplexer.
    상세보기
  45. Masleid, Robert Paul, Power efficient multiplexer.
    상세보기
  46. Gersbach John Edwin, Pull-up and pull-down circuits.
    상세보기
  47. Naffziger Samuel D, Pulse latch with explicit, logic-enabled one-shot.
    상세보기
  48. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  49. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  50. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  51. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  52. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  53. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  54. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  55. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  56. Azami,Munehiro; Nagao,Shou; Tanada,Yoshifumi, Pulse output circuit, shift register and display device.
    상세보기
  57. Nagao, Shou; Azami, Munehiro; Tanada, Yoshifumi, Pulse output circuit, shift register, and display device.
    상세보기
  58. Nagao, Shou; Azami, Munehiro; Tanada, Yoshifumi, Pulse output circuit, shift register, and display device.
    상세보기
  59. Nagao, Shou; Azami, Munehiro; Tanada, Yoshifumi, Pulse output circuit, shift register, and display device.
    상세보기
  60. Nagao,Shou; Azami,Munehiro; Tanada,Yoshifumi, Pulse output circuit, shift register, and display device.
    상세보기
  61. Nagao,Shou; Azami,Munehiro; Tanada,Yoshifumi, Pulse output circuit, shift register, and display device.
    상세보기
  62. Masleid, Robert Paul; Dholabhai, Vatsal; Klingner, Christian, Repeater circuit having different operating and reset voltage ranges, and methods thereof.
    상세보기
  63. Masleid, Robert Paul; Dholabhai, Vatsal, Repeater circuit with high performance repeater mode and normal repeater mode, wherein high performance repeater mode has fast reset capability.
    상세보기
  64. Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
    상세보기
  65. Stoiber, Steven T.; Siu, Stuart, Ring based impedance control of an output driver.
    상세보기
  66. Masleid, Robert Paul; Sousa, Jose; Kottapalli, Venkata, Scannable dynamic circuit latch.
    상세보기
  67. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Semiconductor device.
    상세보기
  68. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Semiconductor device.
    상세보기
  69. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Semiconductor device.
    상세보기
  70. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Semiconductor device.
    상세보기
  71. Azami, Munehiro; Nagao, Shou; Tanada, Yoshifumi, Semiconductor device.
    상세보기
  72. Kimura,Hajime, Semiconductor device.
    상세보기
  73. Miyake, Hiroyuki, Semiconductor device.
    상세보기
  74. Miyake, Hiroyuki; Shionoiri, Yutaka, Semiconductor device.
    상세보기
  75. Miyake, Hiroyuki; Shionoiri, Yutaka, Semiconductor device.
    상세보기
  76. Miyake, Hiroyuki; Shionoiri, Yutaka, Semiconductor device.
    상세보기
  77. Miyake, Hiroyuki; Shionoiri, Yutaka, Semiconductor device.
    상세보기
  78. Miyake,Hiroyuki, Semiconductor device.
    상세보기
  79. Miyake,Hiroyuki; Shionoiri,Yutaka, Semiconductor device.
    상세보기
  80. Miyake,Hiroyuki; Shionoiri,Yutaka, Semiconductor device.
    상세보기
  81. Azami,Munehiro, Semiconductor device and display device.
    상세보기
  82. Azami,Munehiro, Semiconductor device and display device.
    상세보기
  83. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  84. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  85. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  86. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  87. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  88. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  89. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  90. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  91. Kimura, Hajime; Shionoiri, Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  92. Kimura,Hajime; Shionoiri,Yutaka, Semiconductor device, and display device and electronic device utilizing the same.
    상세보기
  93. Azami,Munehiro; Osame,Mitsuaki; Shionoiri,Yutaka; Nagao,Shou, Serial-to-parallel conversion circuit, and semiconductor display device employing the same.
    상세보기
  94. Umezaki, Atsushi, Shift register, semiconductor device, display device, and electronic device.
    상세보기
  95. Umezaki, Atsushi, Shift register, semiconductor device, display device, and electronic device.
    상세보기
  96. Petersen,John T., Soft-error rate improvement in a latch.
    상세보기
  97. Masleid, Robert P.; Burr, James B., Stacked inverter delay chain.
    상세보기
  98. Tanay Karnik ; Sriram R. Vangal ; Venkat S. Veeramachaneni, Storage element with stock node capacitive load.
    상세보기
  99. Vangal, Sriram R.; Karnik, Tanay, Storage element with switched capacitor.
    상세보기
  100. Pitkethly, Scott; Masleid, Robert P., Triple latch flip flop system and method.
    상세보기
  101. Pitkethly,Scott; Masleid,Robert P., Triple latch flip flop system and method.
    상세보기
  102. Fu, Robert; Osborn, Neal A.; Burr, James B., Voltage compensated integrated circuits.
    상세보기
  103. Fu, Robert; Osborn, Neal A.; Burr, James B., Voltage compensated integrated circuits.
    상세보기
  104. Fu,Robert; Osborn,Neal A.; Burr,James B., Voltage compensated integrated circuits.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로