$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electronic device interconnection techniques 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H05K-001/11
출원번호 US-0327959 (1994-10-24)
발명자 / 주소
  • Nguyen Hung N. (Bensalem PA)
출원인 / 주소
  • AT&T Corp. (Murray Hill NJ 02)
인용정보 피인용 횟수 : 275  인용 특허 : 0

초록

An electronic device (11) has on one surface a first ball grid array (12) having a first area. The first ball grid array is bonded to a first intermediate interconnection member (13) having on an opposite surface a second ball grid array having the same number of solder balls (23) as the first array

대표청구항

An electronic device package comprising: an electronic device having on one surface thereof a first ball grid array of first solder contact elements, the first array having a first area; a first intermediate interconnection member having on a first surface thereof a first array of bonding pads each

이 특허를 인용한 특허 (275)

  1. Kardos Gabor, Adapter which emulates ball grid array packages.
  2. Anthony,William M., Amalgam of shielding and shielded energy pathways and other elements for single or multiple circuitries with common reference node.
  3. Anthony,William M., Amalgam of shielding and shielded energy pathways and other elements for single or multiple circuitries with common reference node.
  4. Ashman, John J.; Waymer, Monroe; Hammond, Jennifer, Apparatus and method for making electrical connectors.
  5. Ashman, John J.; Waymer, Monroe; Hammond, Jennifer, Apparatus and methods for retaining and placing electrical components.
  6. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  7. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  8. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  9. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  10. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  11. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  12. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
  13. Anthony, Jr.,Anthony A.; Anthony,William M., Arrangement for energy conditioning.
  14. Anthony,Anthony A.; Anthony,William M., Arrangement for energy conditioning.
  15. Anthony,Anthony A.; Anthony,William M., Arrangement for energy conditioning.
  16. Anthony, Anthony A.; Anthony, William M., Arrangements for energy conditioning.
  17. Klein Dean A., Assembly aid for mounting packaged integrated circuit devices to printed circuit boards.
  18. Klein Dean A., Assembly aid for mounting packaged integrated circuit devices to printed circuit boards.
  19. Keller, Rex W., Ball grid array connection device.
  20. Murphy James V., Ball grid array including modified hard ball contacts and apparatus for attaching hard ball contacts to a ball grid arra.
  21. Lin Patrick,TWX, Ball-grid array IC packaging frame.
  22. Lin, Charles Wen Chyang, Bumpless flip chip assembly with solder via.
  23. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips and via-fill.
  24. Lin Charles Wen Chyang,SGX, Bumpless flip chip assembly with strips and via-fill.
  25. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips-in-via and plating.
  26. Charles Wen Chyang Lin SG, Bumpless flip chip assembly with strips-in-via and plating.
  27. Mahajan Ravi V. ; Xie Hong ; Delaplane Neil C. ; James Gregory A., Cartridge and an enclosure for a semiconductor package.
  28. Lee Michael Guang-Tzong ; Beilin Solomon I. ; Wang Wen-chou Vincent, Chip and board stress relief interposer.
  29. Yasuhito Anzai JP, Circuit assembly including VLSI package.
  30. Memis Irving, Circuit board with primary and secondary through holes.
  31. Alcoe, David J., Compliant laminate connector.
  32. Anthony, Anthony A., Component carrier.
  33. Anthony,Anthony A., Component carrier.
  34. Anthony,Anthony A.; Anthony,William M., Component carrier.
  35. Anthony,Anthony; Anthony,William M., Component carrier.
  36. Anthony,Anthony; Anthony,William M., Component carrier.
  37. Rathburn, James J., Composite contact for fine pitch electrical interconnect assembly.
  38. Rathburn, James J., Composite contact for fine pitch electrical interconnect assembly.
  39. Peters, Michael G.; McCormack, Mark Thomas; Bernales, Aris, Composite interposer and method for producing a composite interposer.
  40. Anthony, William M., Conditioner with coplanar conductors.
  41. Anthony, William M., Conditioner with coplanar conductors.
  42. Costello, Brian Patrick, Connector assembly having a connector extender module.
  43. Wilson, Peter Paul; Chau, Phuc Steve; Herring, Michael David; Knaub, John Edward, Connector assembly having a mating adapter.
  44. Harper, Jr., Donald K.; Johnson, Lewis Robin, Connector housing for electrical connector.
  45. Harper, Jr., Donald K.; Johnson, Lewis Robin, Connector housing for electrical connector.
  46. Anthony,Anthony, Connector related structures including an energy conditioner.
  47. Scandiuzzo, Mauro; Perilli, Luca; Canegallo, Roberto, Contact and contactless differential I/O pads for chip-to-chip communication and wireless probing.
  48. Lemke Timothy A. ; Houtz Timothy W. ; Gross Charles M. ; Neidert Kenneth A., Contact for use in an electrical connector.
  49. Paulsen, Erik; Page, William; Otto, Erich S., Converter device.
  50. Shibayama,Katsumi, Detector.
  51. Bedos Jean-Philippe,FRX ; Sune Gerard,FRX, Device and method for interconnection between two electronic devices.
  52. Sturcken, Keith K.; Hughes, John A.; Love, Thomas E.; Konecke, Sheila J.; Montag, Jeffrey; Wallace, Peter M., Devices and methods for stacking individually tested devices to form multi-chip electronic modules.
  53. Hermeline, Nicolas; Flers, Alain; Barlerin, Stephane; Stricot, Yves, Dismountable optical coupling device.
  54. Zerebilov, Arkady Y.; Ingram, Deborah A.; Lord, Hung-Wei; Buck, Jonathan E.; Stoner, Stuart C.; Ellison, Jason J., Electrical cable connector.
  55. Zerebilov, Arkady Y.; Ingram, Deborah A.; Lord, Hung-Wei; Buck, Jonathan E.; Stoner, Stuart C.; Ellison, Jason J., Electrical cable connector.
  56. Zerebilov, Arkady Y.; Ingram, Deborah A.; Lord, Hung-Wei; Buck, Jonathan E.; Stoner, Stuart C.; Ellison, Jason J., Electrical cable connector.
  57. Zerebilov, Arkady Y.; Lord, Hung-Wei; Buck, Jonathan E.; Stoner, Stuart C., Electrical cable connector.
  58. Harper, Jr., Donald K.; Johnson, Lewis Robin, Electrical connector.
  59. Harper, Jr., Donald K.; Johnson, Lewis Robin, Electrical connector.
  60. Horchler, David C., Electrical connector.
  61. Johnescu, Douglas M.; Buck, Jonathan E., Electrical connector having ribbed ground plate.
  62. Johnescu, Douglas M.; Buck, Jonathan E., Electrical connector having ribbed ground plate.
  63. Johnescu, Douglas M.; Buck, Jonathan E., Electrical connector having ribbed ground plate.
  64. Stoner, Stuart C.; Johnescu, Douglas M.; Buck, Jonathan E., Electrical connector having ribbed ground plate with engagement members.
  65. Horchler, David C., Electrical connector housing.
  66. Horchler, David C.; Johnson, Lewis Robin, Electrical connector with reduced stack height.
  67. Horchler, David C.; Johnson, Lewis Robin, Electrical connector with reduced stack height.
  68. Ashman, John J.; Waymer, Monroe; Hammond, Jennifer, Electrical connectors and electrical components.
  69. Buck, Jonathan E.; Stoner, Stuart C.; Minich, Steven E.; Johnescu, Douglas M.; Smith, Stephen B., Electrical ground shield.
  70. Anthony,Anthony A.; Anthony,William M., Electrode arrangement for circuit energy conditioning.
  71. Cadet Yves,FRX ; Tutka Andre,FRX, Electronic card assembly by means of solder connections.
  72. Koetsu Tamura JP, Electronic circuit package assembly with solder interconnection sheet.
  73. Buck, Jr., Roy Vesper; Bergeron, Joseph Samuel, Electronic package structures and methods.
  74. Anthony, David J., Energy conditioner structures.
  75. Anthony, William M., Energy conditioner with tied through electrodes.
  76. Anthony, William M., Energy conditioner with tied through electrodes.
  77. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
  78. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
  79. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
  80. Anthony, Anthony A.; Anthony, William M.; Musil, Kenneth W., Energy conditioning circuit assembly.
  81. Anthony, Anthony A.; Musil, Kenneth W.; Anthony, William M.; Muccioli, James P.; Anthony, David J., Energy conditioning circuit assembly.
  82. Anthony,Anthony A.; Anthony,William M., Energy conditioning circuit assembly.
  83. Anthony,Anthony; Anthony,William, Energy conditioning structure.
  84. Anthony,William M., Energy pathway arrangement.
  85. Anthony,William M.; Anthony,Anthony A.; Muccioli,James P., Energy pathway arrangement.
  86. Anthony,William M., Energy pathway arrangements for energy conditioning.
  87. Anthony,William M., Energy pathway arrangements for energy conditioning.
  88. Anthony, Anthony, Filter assembly.
  89. Rathburn, James J., Fine pitch electrical interconnect assembly.
  90. Rathburn,James J.; Cavegn,Martin, Fine pitch electrical interconnect assembly.
  91. Rathburn,James J.; Cavegn,Martin, Fine pitch electrical interconnect assembly.
  92. Rathburn,James J.; Cavegn,Martin, Fine pitch electrical interconnect assembly.
  93. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  94. Charles W. C. Lin SG, Flip chip assembly with via interconnection.
  95. Yoneda Yoshihiro,JPX, Flip-chip mount board and flip-chip mount structure with improved mounting reliability.
  96. Buck, Jonathan E.; Stoner, Stuart C.; Minich, Steven E.; Johnescu, Douglas M.; Smith, Stephen B., Ground shield for a right angle electrical connector.
  97. Lemke Timothy A. ; Houtz Timothy W., High density connector.
  98. Lemke Timothy A. ; Houtz Timothy W., High density connector.
  99. Lemke Timothy A. ; Houtz Timothy W., High density connector and method of manufacture.
  100. Lemke, Timothy A.; Houtz, Timothy W., High density connector and method of manufacture.
  101. Lemke,Timothy A.; Houtz,Timothy W., High density connector and method of manufacture.
  102. Lemke,Timothy A.; Houtz,Timothy W., High density connector and method of manufacture.
  103. Olson Stanley W., High density connector having a ball type of contact surface.
  104. Olson Stanley W., High density connector having a ball type of contact surface.
  105. Craig Iwami ; Jim K. Hall ; Brian R. Mulholland ; Seth Greiner, High density interconnect module.
  106. Wang Wen-chou Vincent ; Takahashi Yasuhito ; Chou William T. ; Peters Michael G. ; Lee Michael G. ; Beilin Solomon, High density signal interposer with power and ground wrap.
  107. Buck, Jonathan E.; Stoner, Stuart C.; Minich, Steven E.; Johnescu, Douglas M.; Smith, Stephen B.; Zerebilov, Arkady Y.; Ingram, Deborah A.; Lord, Hung-Wei; Fulton, Robert Douglas, High speed electrical connector.
  108. Buck, Jonathan E.; Stoner, Stuart C.; Minich, Steven E.; Johnescu, Douglas M.; Smith, Stephen B.; Zerebilov, Arkady Y.; Ingram, Deborah A.; Lord, Hung-Wei; Fulton, Robert Douglas, High speed electrical connector.
  109. Schwiebert Matthew K. ; Hutchison Brian R. ; Chew Geary L. ; Barnett Ron, High-frequency electronic package with arbitrarily-shaped interconnects and integral shielding.
  110. Horiuchi, Michio; Shimizu, Yukio; Sekigawa, Kazunari; Kobayashi, Tsuyoshi, Inductor and manufacturing method thereof.
  111. Trezza, John, Integrated arrays of modulators and lasers on electronics.
  112. Trezza,John, Integrated arrays of modulators and lasers on electronics.
  113. Joseph P. Miller ; Sompong P. Olarig ; Donald J. Stoddard, Integrated circuit device/circuit board connection apparatus.
  114. Miller, Joseph P.; Olarig, Sompong P.; Stoddard, Donald J., Integrated circuit device/circuit board connection apparatus.
  115. Corisis, David J.; Reynolds, Tracy; Slaughter, Michael; Cram, Daniel; Nevill, Leland R., Integrated circuit package alignment feature.
  116. Corisis, David J.; Reynolds, Tracy; Slaughter, Michael; Cram, Daniel; Nevill, Leland R.; King, Jerrold L., Integrated circuit package alignment feature.
  117. Koide, Masateru, Interconnect board, printed circuit board unit, and method.
  118. Shenoy Jayarama N. ; Dandia Sanjay, Interconnect layout pattern for integrated circuit packages and the like.
  119. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
  120. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
  121. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
  122. Anthony, David; Anthony, Anthony; Anthony, William M.; Muccioli, James; Neifeld, Richard A., Internally shielded energy conditioner.
  123. Sundstrom,Lance L., Interposer for compliant interfacial coupling.
  124. Alagaratnam, Maniam; Desai, Kishor V.; Patel, Sunil A., Interposer for semiconductor package assembly.
  125. Maniam Alagaratnam ; Kishor V. Desai ; Sunil A. Patel, Interposer for semiconductor package assembly.
  126. Trezza, John, Laser arrays for high power fiber amplifier pumps.
  127. Gore John G. ; Tolar Neal J. ; Brown Roy B. ; Gopani Sunder, Leadless ceramic chip carrier crosstalk suppression method.
  128. Degani Yinon ; Dudderar Thomas Dixon ; Frye Robert Charles, Low cost ball grid array package.
  129. Chakravorty Kishore K., Low cost chip size package and method of fabricating the same.
  130. Kishore K. Chakravorty, Low cost chip size package and method of fabricating the same.
  131. Elco Richard A. ; Fusselman David F., Low cross talk and impedance controlled electrical connector.
  132. Elco, Richard A.; Lemke, Timothy A.; Houtz, Timothy W., Low cross talk and impedance controlled electrical connector with solder masses.
  133. Lemke Timothy A. ; Houtz Timothy W., Low profile connector.
  134. Lemke Timothy A. ; Houtz Timothy W., Low profile connector.
  135. Chao, Clinton, Low-cost and ultra-fine integrated circuit packaging technique.
  136. Anthony, Anthony A.; Anthony, William M., Manufacture including shield structure.
  137. Pendse,Rajendra D., Method and apparatus for flip chip attachment by post collapse re-melt and re-solidification of bumps.
  138. Lin, Charles W. C., Method for forming a ball bond connection joint on a conductive trace and conductive pad in a semiconductor chip assembly.
  139. Anthony, William M.; Anthony, David; Anthony, Anthony, Method for making internally overlapped conditioners.
  140. Woo Jun-Hwan,KRX, Method for making radio-frequency module by ball grid array package.
  141. Klein Dean A., Method for mounting packaged integrated circuit devices to printed circuit boards.
  142. Lemke Timothy A. ; Houtz Timothy W. ; Gross Charles M. ; Gingrich Charles R., Method for placing contact on electrical connector.
  143. Bruno Murari IT; Ubaldo Mastromatteo IT; Benedetto Vigna IT, Method for the electrical and/or mechanical interconnection of components of a microelectronic system.
  144. Komuro, Yoshiaki, Method manufacturing wiring substrate.
  145. Howarth, James J., Method of ball grid array (BGA) alignment, method of testing, alignment apparatus and semiconductor device assembly.
  146. Howarth,James J., Method of ball grid array (BGA) alignment, method of testing, alignment apparatus and semiconductor device assembly.
  147. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a bumped compliant conductive trace and an insulative base to a semiconductor chip.
  148. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a bumped compliant conductive trace to a semiconductor chip.
  149. Charles W. C. Lin SG; Cheng-Lien Chiang TW, Method of connecting a bumped conductive trace to a semiconductor chip.
  150. Lin, Charles W. C., Method of connecting a conductive trace and an insulative base to a semiconductor chip.
  151. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps.
  152. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of connecting a conductive trace and an insulative base to a semiconductor chip using multiple etch steps.
  153. Charles W. C. Lin SG, Method of connecting a conductive trace to a semiconductor chip.
  154. Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip.
  155. Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip using a metal base.
  156. Lin,Charles W. C., Method of connecting a conductive trace to a semiconductor chip using conductive adhesive.
  157. Chiang, Cheng-Lien; Lin, Charles W. C., Method of connecting a conductive trace to a semiconductor chip using plasma undercut etching.
  158. Lin,Charles W. C.; Chiang,Cheng Lien, Method of connecting an additively and subtractively formed conductive trace and an insulative base to a semiconductor chip.
  159. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of making a bumped terminal in a laminated structure for a semiconductor chip assembly.
  160. Lin, Charles W. C.; Chiang, Cheng-Lien, Method of making a contact terminal with a plated metal peripheral sidewall portion for a semiconductor chip assembly.
  161. Lin, Charles W. C., Method of making a pillar in a laminated structure for a semiconductor chip assembly.
  162. Charles W. C. Lin SG, Method of making a semiconductor chip assembly.
  163. Lin, Charles W. C., Method of making a semiconductor chip assembly by joining the chip to a support circuit with an adhesive.
  164. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a bumped metal pillar.
  165. Lin,Charles W. C.; Chen,Cheng Chung, Method of making a semiconductor chip assembly with a bumped terminal and a filler.
  166. Lin, Charles W. C.; Chen, Cheng-Chung, Method of making a semiconductor chip assembly with a bumped terminal, a filler and an insulative base.
  167. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a carved bumped terminal.
  168. Wang, Chia-Chung; Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace and a substrate.
  169. Charles W. C. Lin SG, Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment.
  170. Lin, Charles W. C., Method of making a semiconductor chip assembly with a conductive trace subtractively formed before and after chip attachment.
  171. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Method of making a semiconductor chip assembly with a laterally aligned bumped terminal and filler.
  172. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with a metal containment wall and a solder terminal.
  173. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with a precision-formed metal pillar.
  174. Chiang,Cheng Lien; Lin,Charles W. C., Method of making a semiconductor chip assembly with an embedded metal particle.
  175. Wang,Chia Chung; Lin,Charles W. C., Method of making a semiconductor chip assembly with an interlocked contact terminal.
  176. Lin, Charles W. C., Method of making a semiconductor chip assembly with chip and encapsulant grinding.
  177. Lin, Charles W. C.; Wang, Chia-Chung; Sigmond, David M., Method of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment.
  178. Lin,Charles W. C.; Wang,Chia Chung, Method of making a semiconductor chip assembly with thermal conductor and encapsulant grinding.
  179. Charles W. C. Lin SG, Method of making a support circuit for a semiconductor chip assembly.
  180. Charles W. C. Lin SG, Method of making a support circuit for a semiconductor chip assembly.
  181. Charles W. C. Lin SG, Method of making a support circuit with a tapered through-hole for a semiconductor chip assembly.
  182. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture.
  183. Lin,Charles W. C.; Chiang,Cheng Lien, Method of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture.
  184. Robert H. Frantz ; Ramon E. Helms, Method of manufacture for embedded processing subsystem module.
  185. Higashida,Takaaki; Kumagai,Koichi; Matsuo,Takahiro, Method of manufacturing a semiconductor element-mounting board.
  186. Howarth,James J., Method of semiconductor device package alignment and method of testing.
  187. Ikeda Hironobu,JPX ; Yamaguti Yukio,JPX, Mounting structure for one or more semiconductor devices.
  188. Osamu Arai JP, Mounting structure of integrated circuit device having high effect of buffering stress and high reliability of connection by solder, and method of mounting the same.
  189. Anthony, Anthony; Anthony, William M., Multi-functional energy conditioner.
  190. Anthony,Anthony A.; Anthony,William M., Multi-functional energy conditioner.
  191. Hamster, Harald; Trezza, John, Multi-wavelength semiconductor laser arrays and applications thereof.
  192. Matsuda, Shinji, Multileveled printed circuit board unit including substrate interposed between stacked bumps.
  193. Matsuda, Shinji, Multileveled printed circuit board unit including substrate interposed between stacked bumps.
  194. Matsuda,Shinji, Multileveled printed circuit board unit including substrate interposed between stacked bumps.
  195. Johnson Morgan T. ; Ekstrom David R., Multiple board package employing solder balis and fabrication method and apparatus.
  196. Downes Stuart, Non-collapsing interconnection for semiconductor devices.
  197. Anthony, Jr., Anthony A.; Anthony, William M., Offset pathway arrangements for energy conditioning.
  198. Dudoff, Greg; Trezza, John, Opto-electronic device integration.
  199. Dudoff, Greg; Trezza, John, Opto-electronic device integration.
  200. Dudoff, Greg; Trezza, John, Opto-electronic device integration.
  201. Dudoff, Greg; Trezza, John, Opto-electronic device integration.
  202. Dudoff, Greg; Trezza, John, Opto-electronic device integration.
  203. Anthony,Anthony A.; Anthony,William M.; Muccioli,James P., PREDETERMINED SYMMETRICALLY BALANCED AMALGAM WITH COMPLEMENTARY PAIRED PORTIONS COMPRISING SHIELDING ELECTRODES AND SHIELDED ELECTRODES AND OTHER PREDETERMINED ELEMENT PORTIONS FOR SYMMETRICALLY BALA.
  204. Anthony, Anthony A., Paired multi-layered dielectric independent passive component architecture resulting in differential and common mode filtering with surge protection in one integrated package.
  205. Anthony,Anthony A., Paired multi-layered dielectric independent passive component architecture resulting in differential and common mode filtering with surge protection in one integrated package.
  206. Anthony, Jr.,Anthony A.; Anthony,William M., Pathway arrangement.
  207. Roessler Robert Joseph ; Pitzele Lennart Daniel, Power magnetic device employing a leadless connection to a printed circuit board and method of manufacture thereof.
  208. Brodsky, William Louis; Chan, Benson; Gaynes, Michael Anthony; Markovich, Voya Rista, Printed wiring board interposer sub-assembly.
  209. Pai Deepak Keshav ; Rosenstein Leo Marvin ; Lund Lowell Dennis, Process of making interposers for land grip arrays.
  210. Peters Michael G. ; Wang Wen-chou Vincent ; Takahashi Yasuhito ; Chou William ; Lee Michael G. ; Beilin Solomon, Reduced cross-talk noise high density signal interposer with power and ground wrap.
  211. Trezza, John, Redundant optical device array.
  212. Wang, Ge, Robust mezzanine BGA connector.
  213. Interrante, Mario J.; Sakuma, Katsuyuki, Selective area heating for 3D chip stack.
  214. Interrante, Mario J.; Sakuma, Katsuyuki, Selective area heating for 3D chip stack.
  215. Interrante, Mario J.; Sakuma, Katsuyuki, Selective area heating for 3D chip stack.
  216. Interrante, Mario J.; Sakuma, Katsuyuki, Selective area heating for 3D chip stack.
  217. Charles W. C. Lin SG, Semiconductor chip assembly with ball bond connection joint.
  218. Lin, Charles W. C.; Chiang, Cheng-Lien, Semiconductor chip assembly with bumped conductive trace.
  219. Lin, Charles W.C.; Chiang, Cheng-Lien, Semiconductor chip assembly with bumped conductive trace.
  220. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with bumped metal pillar.
  221. Charles W. C. Lin SG, Semiconductor chip assembly with bumped molded substrate.
  222. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with bumped terminal and filler.
  223. Lin, Charles W. C.; Chen, Cheng Chung, Semiconductor chip assembly with bumped terminal, filler and insulative base.
  224. Lin,Charles W. C.; Chiang,Cheng Lien, Semiconductor chip assembly with carved bumped terminal.
  225. Wang, Chia-Chung; Lin, Charles W. C., Semiconductor chip assembly with chip in substrate cavity.
  226. Lin, Charles W. C., Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit.
  227. Chiang,Cheng Lien; Lin,Charles W. C., Semiconductor chip assembly with embedded metal particle.
  228. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  229. Leu,Chuen Rong; Lin,Charles W. C., Semiconductor chip assembly with embedded metal pillar.
  230. Lin, Charles W. C., Semiconductor chip assembly with hardened connection joint.
  231. Lin, Charles W. C., Semiconductor chip assembly with interlocked conductive trace.
  232. Lin, Charles W.C., Semiconductor chip assembly with interlocked conductive trace.
  233. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with interlocked contact terminal.
  234. Lin,Charles W. C.; Chen,Cheng Chung; Chiang,Cheng Lien, Semiconductor chip assembly with laterally aligned bumped terminal and filler.
  235. Lin,Charles W. C.; Chen,Cheng Chung, Semiconductor chip assembly with laterally aligned filler and insulative base.
  236. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with metal containment wall and solder terminal.
  237. Wang,Chia Chung; Lin,Charles W. C., Semiconductor chip assembly with precision-formed metal pillar.
  238. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint.
  239. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electrolessly plated contact terminal and connection joint.
  240. Charles W. C. Lin SG, Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  241. Lin, Charles W. C., Semiconductor chip assembly with simultaneously electroplated contact terminal and connection joint.
  242. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar.
  243. Lin, Charles W. C.; Chen, Cheng-Chung, Semiconductor chip assembly with welded metal pillar and enlarged plated contact terminal.
  244. Lin,Charles W. C.; Wang,Chia Chung, Semiconductor chip assembly with welded metal pillar of stacked metal balls.
  245. Lin,Charles W. C., Semiconductor chip assembly with welded metal pillar that includes enlarged ball bond.
  246. Sumikawa, Masato; Tanaka, Kazumi, Semiconductor device.
  247. Washida Tetsuro,JPX ; Ochi Katsunori,JPX, Semiconductor device with a package having a plurality of bump electrodes and module with a plurality of semiconductor.
  248. Higashida Takaaki,JPX ; Kumagai Koichi,JPX ; Matsuo Takahiro,JPX, Semiconductor element-mounting board and semiconductor device.
  249. Fujino,Takeya; Kimura,Fumihiro, Semiconductor integrated circuit and method of manufacturing the same.
  250. Haba, Belgacem, Semiconductor module with serial bus connection to multiple dies.
  251. Fritz, Donald S., Semiconductor package with stress inhibiting intermediate mounting substrate.
  252. Wang, Chuen Khiang; Suthiwongsunthorn, Nathapong; Sae Le, Kriangsak; Dimaano, Antonio Jr B; Ng, Catherine Bee Liang; Gan, Richard Te; Eng, Kian Teng, Semiconductor packages and methods of packaging semiconductor devices.
  253. Wang, Chuen Khiang; Suthiwongsunthorn, Nathapong; Sae Le, Kriangsak; Dimaano, Antonio Jr B; Ng, Catherine Bee Liang; Gan, Richard Te; Eng, Kian Teng, Semiconductor packages and methods of packaging semiconductor devices.
  254. Wang, Chuen Khiang; Suthiwongsunthorn, Nathapong; Sae Le, Kriangsak; Dimaano, Antonio Jr B; Ng, Catherine Bee Liang; Gan, Richard Te; Eng, Kian Teng, Semiconductor packages and methods of packaging semiconductor devices.
  255. Anthony,David; Anthony,Anthony; Anthony,William, Shielded energy conditioner.
  256. Gore John G., Slotted printed circuit board surface mount stress relief system.
  257. Goossen Keith-Wayne, Solder bonding of electrical components.
  258. Spielberger, Richard K.; Jensen, Ronald J.; Wagner, Thomas G., Stacked ball grid array.
  259. Buck Roy V., Stress relief substrate for solder ball grid array mounted circuits and method of packaging.
  260. Timothy W. Houtz, Stress resistant connector and method for reducing stress in housing thereof.
  261. Luvara John J. ; Quigley ; Jr. John J. ; Prasad Ray, Structure for printed circuit design.
  262. Luvara John J. ; Quigley Jay J ; Prasad Ray, Structure for printed circuit design.
  263. Canegallo, Roberto; Scandiuzzo, Mauro, Substrate assembly provided with capacitive interconnections, and manufacturing method thereof.
  264. Lin, Charles W. C., Support circuit with a tapered through-hole for a semiconductor chip assembly.
  265. Muthukumar, Sriram; Natekar, Devendra, Thin silicon based substrate.
  266. Muthukumar,Sriram; Natekar,Devendra, Thin silicon based substrate.
  267. Lin,Charles W. C.; Chiang,Cheng Lien, Three-dimensional stacked semiconductor package with metal pillar in encapsulant aperture.
  268. Faska, Tom; Dudoff, Greg, Topside active optical device apparatus and method.
  269. Anthony, Anthony A.; Anthony, William M., Universal energy conditioning interposer with circuit architecture.
  270. Anthony,Anthony A.; Anthony,William M., Universal energy conditioning interposer with circuit architecture.
  271. Anthony,Anthony A.; Anthony,William M., Universial energy conditioning interposer with circuit architecture.
  272. Buck, Jonathan E.; Stoner, Stuart C.; Minich, Steven E.; Johnescu, Douglas M.; Smith, Stephen B., Vertical electrical connector.
  273. Buck, Jonathan E.; Stoner, Stuart C.; Minich, Steven E.; Johnescu, Douglas M.; Smith, Stephen B., Vertical electrical connector.
  274. Buck, Jonathan E.; Stoner, Stuart C.; Minich, Steven E.; Johnescu, Douglas M.; Smith, Stephen B., Vertical electrical connector.
  275. Heinen, Katherine G.; Edwards, Darvin R.; Jacobs, Elizabeth G., Wafer-scale assembly of chip-size packages.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로