$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for fabricating thin, strong, and flexible die for smart cards 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-021/304
출원번호 US-0225687 (1994-04-11)
발명자 / 주소
  • Clifton Mark B. (Robbinsville NJ) Flynn Richard M. (Noblesville IN) Verdi Fred W. (Lawrenceville NJ)
출원인 / 주소
  • AT&T Corp. (Murray Hill NJ 02)
인용정보 피인용 횟수 : 115  인용 특허 : 0

초록

Improved methods for fabricating smart cards are disclosed. Semiconductor die approximately 0.004 to 0.007 inches thick are fabricated using chemical stress relief processes and UV dicing tape. The die are positioned substantially on the neutral axis of a smart card, thereby providing smart cards ha

대표청구항

A method for fabricating a plurality of smart card semiconductor die from a full thickness semiconductor wafer including the following steps: (a) mapping the semiconductor wafer to identify, specific semiconductor die, thus permitting the locations of bad or defective die to be specified for future

이 특허를 인용한 특허 (115)

  1. Leedy, Glenn J, Adjacent substantially flexible substrates having integrated circuits that are bonded together by non-polymeric layer.
  2. Leedy,Glenn J, Apparatus and methods for maskless pattern generation.
  3. Alahapperuma, Karunasena A.; Stark, Peter A., Clear adhesive sheet.
  4. Karunasena A. Alahapperuma ; Steven S. Kantner, Clear adhesive sheet.
  5. Francois J. Henley ; Michael A. Brayan ; William G. En, Cleaving process to fabricate multilayered substrates using low implantation doses.
  6. Henley,Francois J.; Bryan,Michael A.; En,William G., Cleaving process to fabricate multilayered substrates using low implantation doses.
  7. Tuttle,Mark E., Communication devices, remote intelligent communication devices, electronic communication devices, methods of forming remote intelligent communication devices and methods of forming a radio frequency.
  8. Francois J. Henley ; Nathan Cheung, Controlled cleavage process and device for patterned films.
  9. Henley, Francois J.; Cheung, Nathan, Controlled cleavage process and device for patterned films.
  10. Francois J. Henley ; Nathan W. Cheung, Controlled cleavage process and resulting device using beta annealing.
  11. Henley, Francois J.; Cheung, Nathan, Controlled cleavage process using pressurized fluid.
  12. Henley,Francois J.; Cheung,Nathan W., Controlled cleaving process.
  13. Henley,Francois J.; Cheung,Nathan W., Controlled cleaving process.
  14. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  15. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  16. Henley, Francois J.; Cheung, Nathan W., Controlled process and resulting device.
  17. Henley,Francois J.; Cheung,Nathan W., Controlled process and resulting device.
  18. Tuttle, Mark E., Electronic communication devices, methods of forming electrical communication devices, and communications methods.
  19. Charles, Jr., Harry K.; Cain, Russell P., Electronic module with keyed connection to a wearable garment for monitoring physiological functions and method of use.
  20. Racz, Livia M.; Tepolt, Gary B.; Thompson, Jeffrey C.; Langdo, Thomas A.; Mueller, Andrew J., Electronic modules.
  21. Racz, Livia M.; Tepolt, Gary B.; Thompson, Jeffrey C.; Langdo, Thomas A.; Mueller, Andrew J., Electronic modules and methods for forming the same.
  22. Racz, Livia M.; Tepolt, Gary B.; Thompson, Jeffrey C.; Langdo, Thomas A.; Mueller, Andrew J., Electronic modules and methods for forming the same.
  23. Lee, Chien-Hsiun; Chen, Chen-Shien; Lii, Mirng-Ji; Karta, Tjandra Winata, Fixture for P-through silicon via assembly.
  24. Kyouichi Kohama JP; Yusuke Hirai JP; Kaname Tamada JP; Toshinobu Sueyoshi JP; Ryuzo Fukao JP; Kazuhiko Daido JP, Flexible IC module and method of its manufacture, and method of manufacturing information carrier comprising flexible IC module.
  25. Leedy, Glenn J, Flexible and elastic dielectric integrated circuit.
  26. Charles, Jr., Harry K.; Cain, Russell P., Garment for monitoring physiological functions and method of use thereof.
  27. Henley, Francois J.; Cheung, Nathan W., Gettering technique for wafers made using a controlled cleaving process.
  28. Henley, Francois J.; Cheung, Nathan W., Gettering technique for wafers made using a controlled cleaving process.
  29. Fischbach, Reinhard; Fries, Manfred; Zaeske, Manfred, Housing assembly for an electronic device and method of packaging an electronic device.
  30. Sasaki, Koji; Saito, Naoto; Miura, Hideo; Ohta, Hiroyuki; Matsumoto, Kunio; Yoshino, Ryozo, IC card and its manufacturing method.
  31. Ball, Michael B., In-process device with grooved coating layer on a semiconductor wafer for relieving surface tension.
  32. Racz, Livia M.; Tepolt, Gary B.; Thompson, Jeffrey C.; Langdo, Thomas A.; Mueller, Andrew J., Interposers, electronic modules, and methods for forming the same.
  33. Henley, Francois J., Layer transfer of films utilizing controlled propagation.
  34. Henley, Francois J., Layer transfer of films utilizing controlled shear region.
  35. Leedy, Glenn J, Lithography device for semiconductor circuit pattern generation.
  36. Leedy,Glenn J, Lithography device for semiconductor circuit pattern generator.
  37. Leedy,Glenn J, Membrane 3D IC fabrication.
  38. Leedy,Glenn J, Membrane 3D IC fabrication.
  39. Leedy,Glenn J, Membrane 3D IC fabrication.
  40. Leedy, Glenn J, Membrane IC fabrication.
  41. Yamada Yutaka,JPX, Method and apparatus for manufacturing a semiconductor device.
  42. Francois J. Henley ; Nathan W. Cheung, Method and device for controlled cleaving process.
  43. Henley, Francois J.; Cheung, Nathan W., Method and device for controlled cleaving process.
  44. Henley,Francois J.; Cheung,Nathan, Method and device for controlled cleaving process.
  45. Henley, Francois J., Method and structure for fabricating solar cells using a thick layer transfer process.
  46. Peng Tzu-min,TWX ; Liaw Yung-Haw,TWX ; Chu Cheng-Te,TWX ; Huang Hsin-chieh,TWX, Method of cleaning residue on a semiconductor wafer bonding pad.
  47. Hideo Nakayoshi JP; Shinya Takyu JP; Keisuke Tokubuchi JP; Tetsuya Kurosawa JP, Method of dividing a wafer.
  48. Sasaki Shigeo,JPX ; Takyu Shinya,JPX ; Tokubuchi Keisuke,JPX ; Yazima Koichi,JPX, Method of dividing a wafer and method of manufacturing a semiconductor device.
  49. Sasaki Shigeo,JPX ; Takyu Shinya,JPX ; Tokubuchi Keisuke,JPX ; Yazima Koichi,JPX ; Nakayoshi Hideo,JPX, Method of dividing a wafer and method of manufacturing a semiconductor device.
  50. Sasaki Shigeo,JPX ; Takyu Shinya,JPX ; Tokubuchi Keisuke,JPX ; Yazima Koichi,JPX ; Nakayoshi Hideo,JPX, Method of dividing a wafer and method of manufacturing a semiconductor device.
  51. Leedy,Glenn J, Method of information processing using three dimensional integrated circuits.
  52. Leedy,Glenn J, Method of making an integrated circuit.
  53. Koizumi, Naoyuki; Mashino, Naohiro; Kurihara, Takashi, Method of manufacturing micro-semiconductor element.
  54. Sato Sumie,JPX ; Ohmori Jun,JPX, Method of mounting a plurality of semiconductor devices in corresponding supporters.
  55. Kiong, James-Yii Lee; Tan, Chong Hin; Sahadevan, Shivaram; Hooi, Max Mah Boon; Phing, Tang Shiau, Method of post-mold grinding a semiconductor package.
  56. Michael B. Ball, Method of relieving surface tension on a semiconductor wafer.
  57. Leedy,Glenn J, Methods for maskless lithography.
  58. Malik, Igor J.; Kang, Sien G.; Fuerfanger, Martin; Kirk, Harry; Flat, Ariel; Current, Michael Ira; Ong, Philip James, Non-contact etch annealing of strained layers.
  59. Bryan, Michael A.; Kai, James K., Nozzle for cleaving substrates.
  60. Muntifering Tom A. ; Heppler Steven W. ; Ball Michael B., Packaging die preparation.
  61. Tom A. Muntifering ; Steven W. Heppler ; Michael B. Ball, Packaging die preparation.
  62. Bryan, Michael A., Particle distribution method and resulting structure for a layer transfer process.
  63. Walsh Kevin K. ; Thompson David L., Peripheral memory patch and access method for use with an implantable medical device.
  64. Igel, Gunter, Process for manufacturing a semiconductor wafer with passivation layer mask for etching with mechanical removal.
  65. Yamamoto, Masayuki, Protective tape applying and separating methods.
  66. Yamamoto, Masayuki, Protective tape applying method and apparatus, and protective tape separating method.
  67. Yoo,Cheol Joon; Jeong,Ki Kwon, Protective tape removing apparatus and method of assembling semiconductor package using the same.
  68. Henley, Francois J.; Brailove, Adam, Race track configuration and method for wafering silicon solar substrates.
  69. Tuttle, John R., Radio frequency identification device and method.
  70. Tuttle, John R., Radio frequency identification device and method.
  71. Mitsuo Usami JP, Semiconductor device.
  72. Kirby,Kyle K., Semiconductor wafers including one or more reinforcement structures and methods of forming the same.
  73. Henley, Francois J.; Cheung, Nathan W., Silicon-on-silicon hybrid wafer assembly.
  74. Thompson, David L., Skin-mounted electrodes with nano spikes.
  75. Clifton Mark Bradford ; Flynn Richard Michael ; Verdi Fred William, Smart cards having thin die.
  76. Mark Bradford Clifton ; Richard Michael Flynn ; Fred William Verdi, Smart cards having thin die.
  77. Ozguz, Volkan; Pepe, Angel; Yamaguchi, James; Boyd, W. Eric; Albert, Douglas; Camien, Andrew, Stackable semiconductor chip layer comprising prefabricated trench interconnect vias.
  78. Leedy, Glenn J., Stacked integrated memory device.
  79. Leedy, Glenn J, Stress-controlled dielectric integrated circuit.
  80. Leedy, Glenn Joseph, Stress-controlled dielectric integrated circuit.
  81. Flesher H. Kelly ; Youmans Albert P., Stress-free silicon wafer and a die or chip made therefrom.
  82. Flesher H. Kelly ; Youmans Albert P., Stress-free silicon wafer and a die or chip made therefrom and method.
  83. Flesher, H. Kelly; Youmans, Albert P., Stress-free silicon wafer and a die or chip made therefrom and method.
  84. Nakamura, Akihiko; Miyanari, Atsushi; Inao, Yoshihiro, Stripping device and stripping apparatus.
  85. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  86. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  87. Henley, Francois; Lamm, Al; Chow, Yi-Lei, Substrate cleaving under controlled stress conditions.
  88. Tuttle, John R., System and method to track articles at a point of origin and at a point of destination using RFID.
  89. Brailove, Adam; Liu, Zuqin; Henley, Francois J.; Lamm, Albert J., Techniques for forming thin films by implantation with reduced channeling.
  90. Grigg, Ford B.; Jackson, Timothy L., Thin flip--chip method.
  91. Grigg, Ford B.; Jackson, Timothy L., Thin flip-chip method.
  92. Grigg, Ford B.; Jackson, Timothy L., Thin flip-chip method.
  93. Grigg,Ford B.; Jackson,Timothy L., Thin flip-chip method.
  94. Leedy, Glenn J, Three dimension structure memory.
  95. Leedy, Glenn J, Three dimensional memory structure.
  96. Leedy, Glenn J, Three dimensional memory structure.
  97. Leedy, Glenn J, Three dimensional multi layer memory and control logic integrated circuit structure.
  98. Leedy,Glenn J, Three dimensional structure integrated circuit.
  99. Leedy, Glenn J, Three dimensional structure memory.
  100. Leedy, Glenn J, Three dimensional structure memory.
  101. Leedy, Glenn J., Three dimensional structure memory.
  102. Leedy, Glenn J., Three dimensional structure memory.
  103. Leedy, Glenn J., Three dimensional structure memory.
  104. Leedy, Glenn J., Three dimensional structure memory.
  105. Leedy, Glenn J., Three dimensional structure memory.
  106. Leedy, Glenn J., Three dimensional structure memory.
  107. Leedy, Glenn J., Three dimensional structure memory.
  108. Leedy,Glenn J, Three dimensional structure memory.
  109. Leedy,Glenn J., Three dimensional structure memory.
  110. Tane Yasuo,JPX ; Tanaka Kazuyasu,JPX, Ultra-thin card-type semiconductor device having an embredded semiconductor element in a space provided therein.
  111. Leedy, Glenn J, Vertical system integration.
  112. Leedy, Glenn J, Vertical system integration.
  113. Aihara,Shin; Koga,Hitoshi, Wafer machining adhesive tape, and its manufacturing method and using method.
  114. Kirby,Kyle K., Wafer reinforcement structure and methods of fabrication.
  115. Dando, Ross S., Wireless communication devices and methods of forming and operating the same.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로