$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Loop scheduler 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
출원번호 US-0186268 (1994-01-25)
발명자 / 주소
  • Ruttenberg John C. (Waban MA)
출원인 / 주소
  • Silicon Graphics, Inc. (Mountain View CA 02)
인용정보 피인용 횟수 : 85  인용 특허 : 0

초록 ▼

A loop scheduler in a software compiler system for generating a schedule for executing in a target computer loops of instructions contained in a computer program is described. The loop scheduler operates by searching for an optimal loop schedule for executing a particular instruction loop in the tar

대표청구항 ▼

A method of generating a schedule for executing in a target computer loops of instructions contained in a computer program, comprising the steps of: (1) searching for an optimal loop schedule for executing a particular instruction loop in the target computer; (2) identifying loop overhead instructio

이 특허를 인용한 특허 (85)

  1. Dettinger, Richard Dean; Olson, Brian E., Access manager for databases.
    상세보기
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  5. Ramchandran, Amit, Adaptable datapath for a digital processing system.
    상세보기
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
    상세보기
  10. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
    상세보기
  11. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
    상세보기
  12. Oh, Tae-wook; Kim, Won-sub; Egger, Bernhard, Apparatus and method for scheduling instruction.
    상세보기
  13. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
    상세보기
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
    상세보기
  18. Click ; Jr. Cliff N., Automatic scheduling of instructions to reduce code size.
    상세보기
  19. Cui, Shimin; Silvera, Raul Esteban, Code motion based on live ranges in an optimizing compiler.
    상세보기
  20. Boettiger, Hans; Gao, Yaoqing; Ohmacht, Martin; Wang, Kai-Ting Amy, Code versioning for enabling transactional memory promotion.
    상세보기
  21. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
    상세보기
  22. Muthukumar, Kalyan; Helder, David A, Compare speculation in software-pipelined loops.
    상세보기
  23. Cha, Byung-chang, Compiler and compiling method.
    상세보기
  24. Liu Jiyang ; Gottlieb Robert ; Ayers Andrew E., Compiler for performing a loop fusion, dependent upon loop peeling and/or loop reversal.
    상세보기
  25. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
    상세보기
  26. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
    상세보기
  27. Fujinami, Nobuhisa, Data processing device, data processing method and supply medium thereof.
    상세보기
  28. Srinivasan, Uma; Nomura, Kevin; Ju, Dz-ching, Data speculation within modulo scheduled loops.
    상세보기
  29. Bliss,Brian E., Determining maximum acceptable scheduling load latency using hierarchical search.
    상세보기
  30. Vasanth, Jai; Hunter, Jr., Barry Bailey; Muniswamy-Reddy, Kiran-Kumar; Lutz, David Alan; Wang, Jian; MacCanti, Maximiliano, Dynamic replica failure detection and healing.
    상세보기
  31. Vasanth, Jai; Hunter, Jr., Barry Bailey; Muniswamy-Reddy, Kiran-Kumar; Lutz, David Alan; Wang, Jian; Maccanti, Maximiliano, Dynamic replica failure detection and healing.
    상세보기
  32. Martin, Allan Russell, Extension of swing modulo scheduling to evenly distribute uniform strongly connected components.
    상세보기
  33. Martin,Allan Russell, Extension of swing modulo scheduling to evenly distribute uniform strongly connected components.
    상세보기
  34. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
    상세보기
  35. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
    상세보기
  36. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  37. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
    상세보기
  38. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
    상세보기
  39. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  40. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  41. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  42. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
    상세보기
  43. Lamping John O. ; Kiczales Gregor J. ; Mendhekar Anurag D., High-level loop fusion.
    상세보기
  44. DeSpiegelaere, Brenda Lee; Hughes, Harley G., Ice fishing storage and transport system.
    상세보기
  45. Archambault, Roch Georges; Blainey, Robert James, Loop allocation for optimizing compilers.
    상세보기
  46. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  47. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  48. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
    상세보기
  49. Silvera, Raul Esteban; Unnikrishnan, Priya; Zhang, Guansong, Mechanism to restrict parallelization of loops.
    상세보기
  50. Beylin Boris ; Subramanian Krishna, Method and apparatus for an improved code optimizer for pipelined computers.
    상세보기
  51. Tirumalai Partha P. (Fremont CA), Method and apparatus for automatic selection of the load latency to be used in modulo scheduling in an optimizing compil.
    상세보기
  52. Guffens, Jan; Du Pont, Kurt, Method and apparatus for compiling source code by flattening hierarchies.
    상세보기
  53. Guffens, Jan; Pont, Kurt Du, Method and apparatus for compiling source code using symbolic execution.
    상세보기
  54. Archambault,Roch Georges; Enenkel,Robert Frederick; Hay,Robert William; Martin,Allan Russell; McInnes,James Lawrence; McIntosh,Ronald Ian; Mendell,Mark Peter, Method and apparatus for determining the profitability of expanding unpipelined instructions.
    상세보기
  55. Tirumalai Partha P. ; Subramanian Krishna ; Baylin Boris, Method and apparatus for instruction scheduling in an optimizing compiler for minimizing overhead instructions.
    상세보기
  56. Smaalders Bart ; Clarke Kevin J., Method and apparatus for reordering components of computer programs.
    상세보기
  57. Subramanian Krishna ; Baylin Boris, Method and apparatus for time-reversed instruction scheduling with modulo constraints in an optimizing compiler.
    상세보기
  58. Komatsu Hideaki,JPX ; Ishizaki Kazuaki,JPX ; Gohda Osamu,JPX, Method and compiler for parallel execution of a program.
    상세보기
  59. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
    상세보기
  60. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
    상세보기
  61. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  62. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  63. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  64. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
    상세보기
  65. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  66. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  67. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  68. Scheuermann, W. James, Method and system for reconfigurable channel coding.
    상세보기
  69. Nishiyama Hiroyasu,JPX ; Kikuchi Sumio,JPX, Method for compiling loops containing prefetch instructions that replaces one or more actual prefetches with one virtu.
    상세보기
  70. Wolf, Michael, Method for unrolling two-deep loops with convex bounds and imperfectly nested code, and for unrolling arbitrarily deep nests with constant bounds and imperfectly nested code.
    상세보기
  71. Nagahashi Kenji,JPX ; Uehara Sanya,JPX, Method of performing a reverse analysis of a program and its apparatus.
    상세보기
  72. Lee, Yeon Bok; Park, Young Hwan; Yang, Ho; Prasad, Keshava, Method of scheduling loops for processor having a plurality of functional units.
    상세보기
  73. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
    상세보기
  74. Bliss, Brian E., Modulo scheduling via binary search for minimum acceptable initiation interval method and apparatus.
    상세보기
  75. Haselden, J. Kirk; Ivanov, Sergei, Parallel loops in a workflow.
    상세보기
  76. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
    상세보기
  77. Dasu, Aravind R.; Akoglu, Ali; Sudarsanam, Arvind; Panchanathan, Sethuraman, Reconfigurable processing.
    상세보기
  78. Master,Paul L.; Watson,John, Storage and delivery of device features.
    상세보기
  79. Davis Gordon Taylor ; Marshall ; IV Llewellyn Bradley ; Ogilvie Clarence Rosser ; Stabler Paul Colvin, System and method for controlling peripheral device memory access in a data processing system.
    상세보기
  80. Martin, Allan Russell, System and method for optimized swing modulo scheduling based on identification of constrained resources.
    상세보기
  81. Miranda, Miguel; Catthoor, Francky; Janssen, Martin; De Man, Hugo, System and method for optimizing source code.
    상세보기
  82. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
    상세보기
  83. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
    상세보기
  84. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
    상세보기
  85. Caracuzzo Terry J., Updating data dependencies for loop strip mining.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로