$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Method for programming an FPLD using a library-based technology mapping algorithm 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-017/50
출원번호 US-0345015 (1994-11-23)
발명자 / 주소
  • Trimberger Stephen M. (San Jose CA)
출원인 / 주소
  • Xilinx, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 172  인용 특허 : 0

초록 ▼

A method for programming a programmable logic device (FPLD) to implement a circuit design using a library of elements made up of general logic functions and an invert function. The general logic functions represent groups of the 22n specific logic functions which can be stored in an n-input lookup t

대표청구항 ▼

A library for use in programing a logic device, said library comprising: a set of general logic functions for generating an output signal x as a function of n input signals, each of said general logic functions representing a group of specific logic functions which differ from each other by inversio

이 특허를 인용한 특허 (172)

  1. Redgrave, Jason; Hutchings, Brad; Teig, Steven; Schmit, Herman; Khubchandani, Teju, Accessing multiple user states concurrently in a configurable IC.
    상세보기
  2. Redgrave, Jason; Hutchings, Brad; Teig, Steven; Schmit, Herman; Khubchandani, Teju, Accessing multiple user states concurrently in a configurable IC.
    상세보기
  3. Redgrave, Jason; Schmit, Herman, Barrel shifter implemented on a configurable integrated circuit.
    상세보기
  4. Redgrave,Jason; Hutchings,Brad; Schmit,Herman; Teig,Steven; Kronmiller,Tom, Checkpointing user design states in a configurable IC.
    상세보기
  5. Schmit,Herman; Redgrave,Jason, Clock distribution in a configurable IC.
    상세보기
  6. Schmit,Herman; Redgrave,Jason, Clock distribution in a configurable IC.
    상세보기
  7. Belkhale Krishna ; Roy Sumit ; Varma Devadas, Cluster determination for circuit implementation.
    상세보기
  8. Trimberger Stephen M., Computer-implemented method of optimizing a time multiplexed programmable logic device.
    상세보기
  9. Rohe,Andre; Teig,Steven, Concurrent optimization of physical design and operational cycle assignment.
    상세보기
  10. Schmit, Herman; Huang, Randy Renfu, Configurable IC having a routing fabric with storage elements.
    상세보기
  11. Teig, Steven, Configurable IC having a routing fabric with storage elements.
    상세보기
  12. Teig, Steven; Schmit, Herman; Huang, Randy Renfu, Configurable IC having a routing fabric with storage elements.
    상세보기
  13. Teig, Steven; Schmit, Herman; Redgrave, Jason, Configurable IC having a routing fabric with storage elements.
    상세보기
  14. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu; Redgrave, Jason, Configurable IC with configurable routing resources that have asymmetric input and/or outputs.
    상세보기
  15. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu; Redgrave, Jason, Configurable IC with configuration logic resources that have asymmetric inputs and/or outputs.
    상세보기
  16. Hutchings, Brad, Configurable IC with deskewing circuits.
    상세보기
  17. Teig, Steven; Redgrave, Jason, Configurable IC with error detection and correction circuitry.
    상세보기
  18. Teig, Steven; Schmit, Herman; Redgrave, Jason; Chandra, Vikas, Configurable IC with interconnect circuits that also perform storage operations.
    상세보기
  19. Teig,Steven; Schmit,Herman; Redgrave,Jason; Chandra,Vikas, Configurable IC with interconnect circuits that also perform storage operations.
    상세보기
  20. Hutchings,Brad; Schmit,Herman; Teig,Steven, Configurable IC with interconnect circuits that have select lines driven by user signals.
    상세보기
  21. Schmit, Herman; Redgrave, Jason, Configurable IC with large carry chains.
    상세보기
  22. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu, Configurable IC with logic resources with offset connections.
    상세보기
  23. Redgrave,Jason; Khubchandani,Teju, Configurable IC with packet switch configuration network.
    상세보기
  24. Redgrave, Jason; Khubchandani, Teju, Configurable IC with packet switch network.
    상세보기
  25. Schmit, Herman; Teig, Steven; Hutchings, Brad; Huang, Randy Renfu, Configurable IC with routing circuits with offset connections.
    상세보기
  26. Redgrave, Jason; Hutchings, Brad; Khubchandani, Teju, Configurable IC with trace buffer and/or logic analyzer functionality.
    상세보기
  27. Redgrave, Jason; Schmit, Herman; Teig, Steven; Hutchings, Brad L.; Huang, Randy R., Configurable IC'S with large carry chains.
    상세보기
  28. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu; Redgrave,Jason, Configurable IC's with configurable logic resources that have asymetric inputs and/or outputs.
    상세보기
  29. Teig, Steven; Redgrave, Jason, Configurable IC's with dual carry chains.
    상세보기
  30. Schmit,Herman; Teig,Steven; Hutchings,Brad; Huang,Randy Renfu, Configurable IC's with logic resources with offset connections.
    상세보기
  31. Teig, Steven; Caldwell, Andrew; Redgrave, Jason, Configurable ICs that conditionally transition through configuration data sets.
    상세보기
  32. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's and systems.
    상세보기
  33. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
    상세보기
  34. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Configurable circuits, IC's, and systems.
    상세보기
  35. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
    상세보기
  36. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
    상세보기
  37. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
    상세보기
  38. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
    상세보기
  39. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Configurable circuits, IC's, and systems.
    상세보기
  40. Schmit, Herman; Caldwell, Andrew; Teig, Steven, Configurable integrated circuit with a 4-to-1 multiplexer.
    상세보기
  41. Rohe, Andre; Teig, Steven, Configurable integrated circuit with built-in turns.
    상세보기
  42. Rohe, Andre; Teig, Steven, Configurable integrated circuit with built-in turns.
    상세보기
  43. Rohe,Andre; Teig,Steven, Configurable integrated circuit with built-in turns.
    상세보기
  44. Rohe, Andre; Teig, Steven, Configurable integrated circuit with different connection schemes.
    상세보기
  45. Rohe,Andre; Teig,Steven, Configurable integrated circuit with different connection schemes.
    상세보기
  46. Teig, Steven; Redgrave, Jason; Horel, Timothy, Configurable integrated circuit with error correcting circuitry.
    상세보기
  47. Rohe,Andre; Teig,Steven, Configurable integrated circuit with offset connection.
    상세보기
  48. Rohe,Andre; Teig,Steven, Configurable integrated circuit with offset connections.
    상세보기
  49. Schmit,Herman; Teig,Steven; Hutchings,Brad, Configurable integrated circuit with parallel non-neighboring offset connections.
    상세보기
  50. Schmit,Herman; Teig,Steven, Configurable logic circuits with commutative properties.
    상세보기
  51. Schmit,Herman; Teig,Steven, Configurable logic circuits with commutative properties.
    상세보기
  52. Chandler, Trevis; Redgrave, Jason; Voogel, Martin, Configuration context switcher.
    상세보기
  53. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
    상세보기
  54. Chandler, Trevis; Entjer, Joe; Voogel, Martin; Redgrave, Jason, Configuration context switcher with a clocked storage element.
    상세보기
  55. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Configuration context switcher with a latch.
    상세보기
  56. Redgrave,Jason; Khubchandani,Teju; Schmit,Herman, Configuration network for a configurable IC.
    상세보기
  57. Redgrave, Jason; Khubchandani, Teju; Schmit, Herman, Configuration network for an IC.
    상세보기
  58. Redgrave, Jason; Khubchandani, Teju, Debug network for a configurable IC.
    상세보기
  59. Fairbanks,Brent A., Design verification method for programmable logic design.
    상세보기
  60. Hutchings, Brad; Teig, Steven, Dynamically tracking data values in a configurable IC.
    상세보기
  61. Schmit, Herman; Redgrave, Jason, Embedding memory between tile arrangement of a configurable IC.
    상세보기
  62. Schmit,Herman; Redgrave,Jason, Embedding memory between tile arrangement of a configurable IC.
    상세보기
  63. Schmit,Herman; Redgrave,Jason, Embedding memory within tile arrangement of a configurable IC.
    상세보기
  64. Schmit, Herman; Redgrave, Jason, Embedding memory within tile arrangement of an integrated circuit.
    상세보기
  65. Pugh,Daniel J.; Fox,Andrew W.; Wong,Dale, Field programmable gate array core cell with efficient logic packing.
    상세보기
  66. Fuller Christine Marie ; Gould Scott Whitney ; Hartman Steven Paul ; Millham Eric Ernest ; Yasar Gulsun, Field programmable gate arrays using semi-hard multicell macros.
    상세보기
  67. Hutchings, Brad; Schmit, Herman; Teig, Steven, Hybrid configurable circuit for a configurable IC.
    상세보기
  68. Hutchings,Brad; Schmit,Herman; Teig,Steven, Hybrid configurable circuit for a configurable IC.
    상세보기
  69. Pugh,Daniel J.; Caldwell,Andrew, Hybrid interconnect/logic circuits enabling efficient replication of a function in several sub-cycles to save logic and routing resources.
    상세보기
  70. Hutchings,Brad; Schmit,Herman; Redgrave,Jason, Hybrid logic/interconnect circuit in a configurable IC.
    상세보기
  71. Pugh, Daniel J.; Caldwell, Andrew, IC that efficiently replicates a function to save logic and routing resources.
    상세보기
  72. Hutchings, Brad, IC with deskewing circuits.
    상세보기
  73. Miller, Marc; Teig, Steven; Hutchings, Brad, Integrated circuit (IC) with primary and secondary networks and device containing such an IC.
    상세보기
  74. Miller, Marc; Teig, Steven; Hutchings, Brad; Thom, Danny, Integrated circuit (IC) with primary and secondary networks and device containing such an IC.
    상세보기
  75. Hutchings, Brad; Redgrave, Jason, Integrated circuit with delay selecting input selection circuitry.
    상세보기
  76. Hutchings, Brad; Redgrave, Jason, Integrated circuit with delay selecting input selection circuitry.
    상세보기
  77. Redgrave, Jason; Schmit, Herman, Method and apparatus for accessing contents of memory cells.
    상세보기
  78. Redgrave, Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
    상세보기
  79. Redgrave,Jason, Method and apparatus for accessing stored data in a reconfigurable IC.
    상세보기
  80. Caldwell, Andrew; Schmit, Herman; Teig, Steven, Method and apparatus for decomposing functions in a configurable IC.
    상세보기
  81. Caldwell, Andrew; Schmit, Herman; Teig, Steven, Method and apparatus for decomposing functions in a configurable IC.
    상세보기
  82. Caldwell, Andrew; Teig, Steven, Method and apparatus for function decomposition.
    상세보기
  83. Rohe, Andre; Teig, Steven, Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit.
    상세보기
  84. Rohe, Andre; Teig, Steven, Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit.
    상세보기
  85. Rohe,Andre; Teig,Steven, Method and apparatus for identifying connections between configurable nodes in a configurable integrated circuit.
    상세보기
  86. Redgrave, Jason; Caldwell, Andrew; Teig, Steven, Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC.
    상세보기
  87. Redgrave, Jason; Hutchings, Brad; Schmit, Herman; Teig, Steven, Method and apparatus for performing shifting in an integrated circuit.
    상세보기
  88. Teig, Steven; Hetzel, Asmus, Method and apparatus for performing technology mapping.
    상세보기
  89. Teig, Steven; Hetzel, Asmus, Method and apparatus for performing technology mapping.
    상세보기
  90. Teig, Steven; Hetzel, Asmus, Method and apparatus for performing technology mapping.
    상세보기
  91. Teig,Steven; Hetzel,Asmus, Method and apparatus for performing technology mapping.
    상세보기
  92. Pugh, Daniel J., Method and apparatus for performing two's complement multiplication.
    상세보기
  93. Teig, Steven; Hetzel, Asmus, Method and apparatus for pre-tabulating sub-networks.
    상세보기
  94. Teig,Steven; Hetzel,Asmus, Method and apparatus for pre-tabulating sub-networks.
    상세보기
  95. Teig,Steven; Hetzel,Asmus, Method and apparatus for pre-tabulating sub-networks.
    상세보기
  96. Teig, Steven; Hetzel, Asmus, Method and apparatus for producing a circuit description of a design.
    상세보기
  97. Teig, Steven; Hetzel, Asmus, Method and apparatus for producing a circuit description of a design.
    상세보기
  98. Redgrave, Jason, Method and apparatus for reduced power cell.
    상세보기
  99. Teig, Steven; Caldwell, Andrew, Method and apparatus for routing a set of nets.
    상세보기
  100. Teig,Steven; Hetzel,Asmus, Method and apparatus for specifying encoded sub-networks.
    상세보기
  101. Teig,Steven; Hetzel,Asmus, Method and apparatus for specifying encoded sub-networks.
    상세보기
  102. Teig, Steven; Hetzel, Asmus, Method and apparatus replacing sub-networks within an IC design.
    상세보기
  103. Touzet, Olivier, Method and system for matching boolean signatures.
    상세보기
  104. Teene Andres R., Method for cell swapping to improve pre-layout to post-layout timing.
    상세보기
  105. Mohan Sundararajarao ; Trimberger Stephen M., Method for configuring FPGA memory planes for virtual hardware computation.
    상세보기
  106. Teig, Steven, Method for manufacturing a programmable system in package.
    상세보기
  107. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Method of mapping a user design defined for a user design cycle to an IC with multiple sub-cycle reconfigurable circuits.
    상세보기
  108. Stephen M. Trimberger ; Richard A. Carberry ; Robert Anders Johnson ; Jennifer Wong, Method of time multiplexing a programmable logic device.
    상세보기
  109. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Method of time multiplexing a programmable logic device.
    상세보기
  110. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Method of time multiplexing a programmable logic device.
    상세보기
  111. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
    상세보기
  112. Schmit, Herman; Butts, Michael; Hutchings, Brad L.; Teig, Steven, Non-sequentially configurable IC.
    상세보기
  113. Schmit,Herman; Butts,Michael; Hutchings,Brad L.; Teig,Steven, Non-sequentially configurable IC.
    상세보기
  114. Rohe, Andre; Teig, Steven, Operational cycle assignment in a configurable IC.
    상세보기
  115. Rohe, Andre; Teig, Steven, Operational cycle assignment in a configurable IC.
    상세보기
  116. Rohe, Andre; Teig, Steven, Operational cycle assignment in a configurable IC.
    상세보기
  117. Rohe, Andre; Teig, Steven, Operational cycle assignment in a configurable IC.
    상세보기
  118. Rohe,Andre; Teig,Steven, Operational cycle assignment in a configurable IC.
    상세보기
  119. Rohe, Andre; Teig, Steven; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew, Operational time extension.
    상세보기
  120. Rohe, Andre; Teig, Steven; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew, Operational time extension.
    상세보기
  121. Rohe,Andre; Teig,Steven; Schmit,Herman; Redgrave,Jason; Caldwell,Andrew, Operational time extension.
    상세보기
  122. Trimberger Stephen M., Optimizing and operating a time multiplexed programmable logic device.
    상세보기
  123. Pugh, Daniel J.; Redgrave, Jason; Caldwell, Andrew, Performing mathematical and logical operations in multiple sub-cycles.
    상세보기
  124. Allen Ernest, Process for programming PLDs and embedded non-volatile memories.
    상세보기
  125. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device including configuration data or user data memory slices.
    상세보기
  126. El Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA) Lien Jung-Cheun (San Jose CA) Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Gopisetty Runip (Los Gatos CA) Chan, Programmable logic module and architecture for field programmable gate array device.
    상세보기
  127. Hutchings, Brad; Redgrave, Jason; Teig, Steven; Schmit, Herman, Random access of user design states in a configurable IC.
    상세보기
  128. Voogel, Martin; Redgrave, Jason; Chandler, Trevis, Reading configuration data from internal storage node of configuration storage circuit.
    상세보기
  129. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different looperness.
    상세보기
  130. Teig,Steven; Schmit,Herman; Redgrave,Jason, Reconfigurable IC that has sections running at different looperness.
    상세보기
  131. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
    상세보기
  132. Teig, Steven; Schmit, Herman; Redgrave, Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
    상세보기
  133. Teig,Steven; Schmit,Herman; Redgrave,Jason, Reconfigurable IC that has sections running at different reconfiguration rates.
    상세보기
  134. Caldwell,Andrew; Redgrave,Jason, Replacing circuit design elements with their equivalents.
    상세보기
  135. Hutchings, Brad; Teig, Steven; Gupta, Amit, Restructuring data from a trace buffer of a configurable IC.
    상세보기
  136. Hutchings, Brad; Teig, Steven; Schmit, Herman; Redgrave, Jason, Retrieving data from a configurable IC.
    상세보기
  137. Hutchings, Brad; Redgrave, Jason; Khubchandani, Teju; Schmit, Herman; Teig, Steven, Runtime loading of configuration data in a configurable IC.
    상세보기
  138. Hutchings, Brad; Redgrave, Jason; Khubchandani, Teju; Schmit, Herman; Teig, Steven, Runtime loading of configuration data in a configurable IC.
    상세보기
  139. Hutchings,Brad; Redgrave,Jason; Khubchandani,Teju; Schmit,Herman; Teig,Steven, Runtime loading of configuration data in a configurable IC.
    상세보기
  140. Caldwell, Andrew; Teig, Steven, Sequential delay analysis by placement engines.
    상세보기
  141. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
    상세보기
  142. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
    상세보기
  143. Redgrave, Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
    상세보기
  144. Redgrave,Jason, Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements.
    상세보기
  145. Teig,Steven; Hetzel,Asmus, Structure for storing a plurality of sub-networks.
    상세보기
  146. Redgrave,Jason; Hutchings,Brad; Schmit,Herman; Teig,Steven, Sub-cycle configurable hybrid logic/interconnect circuit.
    상세보기
  147. Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
    상세보기
  148. Schmit, Herman; Caldwell, Andrew; Hutchings, Brad; Redgrave, Jason; Teig, Steven, System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture.
    상세보기
  149. Schmit, Herman; Teig, Steven; Hutchings, Brad, System and method for providing more logical memory ports than physical memory ports.
    상세보기
  150. Schmit, Herman; Teig, Steven; Hutchings, Brad, System and method for providing more logical memory ports than physical memory ports.
    상세보기
  151. Sundararajarao Mohan ; Stephen M. Trimberger, System and method of computation in a programmable logic device using virtual instructions.
    상세보기
  152. Schmit, Herman; Pugh, Daniel J.; Teig, Steven, System and method of mapping memory blocks in a configurable integrated circuit.
    상세보기
  153. Schmit, Herman; Pugh, Daniel J.; Teig, Steven, System and method of providing a memory hierarchy.
    상세보기
  154. Teig, Steven, System in package and method of creating system in package.
    상세보기
  155. Teig, Steven, System in package with heat sink.
    상세보기
  156. Hwang,Yean Yow; Yuan,Richard, Techniques for mapping functions to lookup tables on programmable circuits.
    상세보기
  157. Ratchev,Boris; Hwang,Yean Yow; Pedersen,Bruce, Technology mapping technique for fracturable logic elements.
    상세보기
  158. Teig, Steven; Caldwell, Andrew, Timing operations in an IC with configurable circuits.
    상세보기
  159. Hutchings, Brad; Caldwell, Andrew; Teig, Steven, Translating a user design in a configurable IC for debugging the user design.
    상세보기
  160. Hutchings,Brad; Redgrave,Jason, Transport network for a configurable IC.
    상세보기
  161. Pugh, Daniel J.; Schmit, Herman; Redgrave, Jason; Caldwell, Andrew, Use of hybrid interconnect/logic circuits for multiplication.
    상세보기
  162. Redgrave, Jason, User registers implemented with routing circuits in a configurable IC.
    상세보기
  163. Redgrave, Jason, Users registers implemented with routing circuits in a configurable IC.
    상세보기
  164. Schmit,Herman; Redgrave,Jason, Users registers in a reconfigurable IC.
    상세보기
  165. Schmit, Herman; Teig, Steven, VPA interconnect circuit.
    상세보기
  166. Schmit,Herman; Teig,Steven, VPA interconnect circuit.
    상세보기
  167. Schmit,Herman; Teig,Steven, VPA logic circuits.
    상세보기
  168. Schmit,Herman; Teig,Steven, VPA logic circuits.
    상세보기
  169. Hutchings, Brad, Variable width management for a memory of a configurable IC.
    상세보기
  170. Hutchings, Brad, Variable width writing to a memory of an IC.
    상세보기
  171. Schmit, Herman; Teig, Steven, Via programmable gate array with offset bit lines.
    상세보기
  172. Schmit, Herman; Teig, Steven, Via programmable gate array with offset direct connections.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로