$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining proc 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/80
출원번호 US-0264111 (1994-06-22)
발명자 / 주소
  • Gove Robert J. (Plano TX) Balmer Keith (Bedford GB2) Ing-Simmons Nicholas K. (Bedford TX GB2) Guttag Karl M. (Missouri City TX)
출원인 / 주소
  • Texas Instruments Incorporated (Dallas TX 02)
인용정보 피인용 횟수 : 213  인용 특허 : 0

초록

There is disclosed a multiprocessor system and method arranged, in one embodiment, as an image and graphics processor. The processor is structured with several individual processors all having communication links to several memories without restriction. A crossbar switch serves to establish the proc

대표청구항

A multi-processor system operating in a selected one of a plurality of modes comprising: a plurality of processors, each processor having a data port and an instruction port and operating from instructions provided to said instruction port for controlling a process including movement of data to and

이 특허를 인용한 특허 (213)

  1. Stiles David R., Apparatus for superscalar instruction pre-decoding using cached instruction lengths.
  2. Bishop, Fred; Saunders, Peter D, Authenticating an RF transaction using a transaction counter.
  3. Beenau,Blayn W; Bonalle,David S; Fields,Seth W; Gray,William J; Larkin,Carl; Montgomery,Joshua L; Saunders,Peter D, Authenticating fingerprints for radio frequency payment transactions.
  4. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Authorizing radio frequency transactions using a keystroke scan.
  5. Venkitakrishnan Padmanabha I., Backup redundant routing system crossbar switch architecture for multi-processor system interconnection networks.
  6. Shamsunder, Sanyogita, Base station software for multi-user detection uplinks and downlinks and method thereof.
  7. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Biometric registration for facilitating an RF transaction.
  8. Beenau,Blayn W.; Bonalle,David S.; Fields,Seth W.; Gray,William J.; Larkin,Carl; Montgomery,Joshua L.; Saunders,Peter D., Biometric safeguard method with a fob.
  9. Beenau,Blayn W; Bonalle,David S; Fields,Seth W; Gray,William J; Larkin,Carl; Montgomery,Joshua L; Saunders,Peter D, Biometrics for radio frequency payment transactions.
  10. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  11. O'Sullivan, Daniel Shane, Cache memory apparatus.
  12. O'Sullivan, Daniel Shane, Cache memory apparatus having internal ALU.
  13. Mitra, Hirak; Kulkarni, Raj; Wicks, Richard; Moon, Michael, Chained operation of functional components with DONE and GO registers storing memory address for writing and reading linking signal value.
  14. Mitra, Hirak; Kulkarni, Raj; Wicks, Richard; Moon, Michael, Chained operation of functional units in integrated circuit by writing DONE/complete value and by reading as GO/start value from same memory location.
  15. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  16. Berardi,Michael J.; Bliman,Michal; Bonalle,David S.; Elwood,Jennifer Anne; Eyk,Becky Vander; Hood,Matthew C.; Isenberg,Susan E.; Malnati,Leigh; Mayers,Alexandra; Mueller,Sue; Norcross,Zarita; Saunders,Peter D.; Scheding,Kathryn D.; Shah,Sejal Ajit; Skilling Belmond,Lisa; Williamson,John R., Clear contactless card.
  17. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  18. Oka, Masaaki; Ohba, Akio; Asano, Junichi; Naoi, Junichi; Kunimatsu, Atsushi; Amemiya, Jiro, Configuring selected component-processors operating environment and input/output connections based on demand.
  19. Lieske, Hanno; Kyo, Shorin, Control apparatus for fast inter processing unit data exchange in an architecture with processing units of different bandwidth connection to a pipelined ring bus.
  20. Saunders, Peter D, Converting account data associated with a radio frequency device.
  21. Stuttard, Dave; Williams, Dave; O'Dea, Eamon; Faulds, Gordon; Rhoades, John; Cameron, Ken; Atkin, Phil; Winser, Paul; David, Russell; McConnell, Ray; Day, Tim; Greer, Trey, Data processing apparatus comprising an array controller for separating an instruction stream processing instructions and data transfer instructions.
  22. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  23. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  24. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  25. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  26. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  27. Vorbach, Martin, Data processing system.
  28. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  29. Lieske, Hanno; Kyo, Shorin, Data transfer network and control apparatus for a system with an array of processing elements each either self- or common controlled.
  30. Wu, Yongjun; Lin, Chih-Lung, Detecting markers in an encoded video signal.
  31. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  32. Kazuo Nakamura JP, Digital signal processing system.
  33. Morton Steven G., Digital signal processor containing scalar processor and a plurality of vector processors operating from a single instruction.
  34. Arimilli, Ravi K.; Plass, Donald W.; Starke, William John, Dynamic runtime modification of array layout for offset.
  35. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX, Dynamically reconfigurable data processing system.
  36. French, Mark J.; Keslin, Phillip; Molnar, Steven E; Weitkemper, Adam Clark, Early Z testing for multiple render targets.
  37. Chen, Lin, Executing subroutines in a multi-threaded processing system.
  38. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Facial scan biometrics on a payment device.
  39. Bonalle,David S; Lasch,Ellen; Thomas,Tracey R.; Webb,Lisa, Foldable non-traditionally-sized RF transaction card system and method.
  40. Beenau, Blayn W.; Bonalle, David S.; Fields, Seth W.; Gray, William J.; Larkin, Carl; Montgomery, Joshua L.; Saunders, Peter D., Hand geometry biometrics on a payment device.
  41. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Hand geometry biometrics on a payment device.
  42. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Hand geometry recognition biometrics on a fob.
  43. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  44. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  45. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  46. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  47. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
  48. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  49. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  50. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  51. Vorbach,Martin; M?nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
  52. Kashiwaya, Motofumi, Integrated device.
  53. Kashiwaya, Motofumi, Integrated device with memory systems accessible via basic and bypass routes.
  54. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  55. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  56. Beenau, Blayn W.; Bonalle, David S.; Fields, Seth W.; Gray, William J.; Larkin, Carl; Montgomery, Joshua L.; Saunders, Peter D., Iris scan biometrics on a payment device.
  57. French, Mark J.; Keslin, Phillip; Molnar, Steven E; Weitkemper, Adam Clark, Late Z testing for multiple render targets.
  58. Bonalle, David S; Isenberg, Susan E; Saunders, Peter D, Limiting access to account information during a radio frequency transaction.
  59. Mitra, Hirak; Kulkarni, Raj; Wicks, Richard; Moon, Michael, Linking functional blocks for sequential operation by DONE and GO components of respective blocks pointing to same memory location to store completion indicator read as start indicator.
  60. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  61. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  62. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  63. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  64. Tran, Thang, Managing power of thread pipelines according to clock frequency and voltage specified in thread registers.
  65. Stuttard, Dave; Williams, Dave; O'Dea, Eamon; Faulds, Gordon; Rhoades, John; Cameron, Ken; Atkin, Phil; Winser, Paul; David, Russell; McConnell, Ray; Day, Tim; Greer, Trey, Memory access consolidation for SIMD processing elements using transaction identifiers.
  66. Baxter,Michael A., Meta-address architecture for parallel, dynamically reconfigurable computing.
  67. O'Malley, Anne; Ray, Pragnesh; Reiter, Eve; Saunders, Peter; Teodosic, Stefan; Tze, Dennis, Method and apparatus for enrolling with multiple transaction environments.
  68. Thomann Mark (Boise ID) Vo Huy T. (Boise ID), Method and apparatus for pipelined multiplexing employing analog delays for a multiport interface.
  69. Khan, Moinul H.; Fullerton, Mark N.; Miller, Arthur R.; Kona, Anitha, Method and apparatus for programmable coupling between CPU and co-processor.
  70. Khan, Moinul; Fullerton, Mark; Miller, Arthur; Kona, Anitha, Method and apparatus for programmable coupling between CPU and co-processor.
  71. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  72. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  73. Beenau,Blayn W.; Bonalle,David S.; Fields,Seth W.; Gray,William J.; Larkin,Carl; Montgomery,Joshua L.; Saunders,Peter D., Method and system for DNA recognition biometrics on a fob.
  74. Bonalle, David S.; Larkin, Carl; Saunders, Peter D., Method and system for a travel-related multi-function fob.
  75. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Method and system for auditory recognition biometrics on a FOB.
  76. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  77. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  78. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  79. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  80. Beenau,Blayn W; Bonalle,David S; Fields,Seth W; Gray,William J; Larkin,Carl; Montgomery,Joshua L; Saunders,Peter D, Method and system for proffering multiple biometrics for use with a FOB.
  81. Barnes, Brian T.; Bonalle, David S.; Saunders, Peter D., Method and system for resource management and evaluation.
  82. Beenau,Blayn W.; Bonalle,David S.; Fields,Seth W.; Gray,William J.; Larkin,Carl; Montgomery,Joshua L.; Saunders,Peter D., Method and system for smellprint recognition biometrics on a fob.
  83. Barnes, Brian; Bonalle, David S.; Saunders, Peter D., Method and system for tracking user performance.
  84. Barnes,Brian; Bonalle,David S.; Saunders,Peter D., Method and system for tracking user performance.
  85. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  86. Vorbach, Martin, Method for debugging reconfigurable architectures.
  87. Vorbach, Martin, Method for debugging reconfigurable architectures.
  88. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  89. Vorbach,Martin, Method for debugging reconfigurable architectures.
  90. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  91. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  92. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  93. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  94. Vorbach Martin,DEX ; Munch Robert,DEX, Method for the automatic address generation of modules within clusters comprised of a plurality of these modules.
  95. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  96. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  97. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
  98. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  99. Woods ; deceased William E. (late of Natick MA by Arnold I. Zaltas ; executor ) Lemay Richard A. (Carlisle MA) Kumiega Edward (Pepperell MA), Method of optimizing the execution of program instuctions by an emulator using a plurality of execution units.
  100. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
  101. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
  102. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  103. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  104. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  105. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  106. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  107. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  108. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  109. Vorbach Martin,DEX ; Munch Robert,DEX, Method of the self-synchronization of configurable elements of a programmable unit.
  110. Peart, Lee J.; Saunders, Peter D., Methods and apparatus for a secure proximity integrated circuit card transactions.
  111. Lachner, Peter, Methods and apparatus for analyzing SIMD code.
  112. Magoshi,Hidetaka, Methods and apparatus for multi-processing execution of computer instructions.
  113. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  114. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  115. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  116. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  117. Vorbach, Martin, Methods and devices for treating and/or processing data.
  118. Tran, Thang, Multi-threading processors, integrated circuit devices, systems, and processes of operation and manufacture.
  119. Thomann Mark ; Vo Huy Thanh, Multiport datapath system.
  120. Tran, Thang, Multithreaded processor with plurality of scoreboards each issuing to plurality of pipelines.
  121. Stuttard, Dave; Williams, Dave; O'Dea, Eamon; Faulds, Gordon; Rhoades, John; Cameron, Ken; Atkin, Phil; Winser, Paul; David, Russell; McConnell, Ray; Day, Tim; Greer, Trey, Parallel data processing apparatus.
  122. Stuttard, Dave; Williams, Dave; O'Dea, Eamon; Faulds, Gordon; Rhoades, John; Cameron, Ken; Atkin, Phil; Winser, Paul; David, Russell; McConnell, Ray; Day, Tim; Greer, Trey, Parallel data processing apparatus.
  123. Stuttard, Dave; Williams, Dave; O'Dea, Eamon; Faulds, Gordon; Rhoades, John; Cameron, Ken; Atkin, Phil; Winser, Paul; David, Russell; McConnell, Ray; Day, Tim; Greer, Trey, Parallel date processing apparatus.
  124. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  125. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  126. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  127. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  128. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
  129. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  130. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
  131. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  132. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  133. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  134. Bonalle, David S.; Freud, Aliza; Nanton, Jason; Fitzmaurice Reilly, Mary Ann; Sharp, Ray, Public/private dual card system and method.
  135. Bonalle,David S.; Freud,Aliza; Nanton,Jason E.; Reilly,Mary Ann Fitzmaurice; Sharp,Ray, Public/private dual card system and method.
  136. Biship,Fred; Saunders,Peter D, RF payment via a mobile device.
  137. Bishop, Fred; Saunders, Peter D., RF payment via a mobile device.
  138. Bonalle, David S.; Fehlhaber, Jeff; Saunders, Peter D., RF transaction device.
  139. Saunders, Peter D, RF transaction system and method for storing user personal data.
  140. Bishop, Fred, RF transactions using a wireless reader grid.
  141. Vorbach, Martin, Reconfigurable elements.
  142. Vorbach, Martin, Reconfigurable elements.
  143. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  144. Chien, Shao Yi; Chen, Chih Chao; Shen, Chun Fu; Lin, Wan Kuei, Reconfigurable image processor and the application architecture thereof.
  145. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  146. Vorbach, Martin, Reconfigurable sequencer structure.
  147. Vorbach, Martin, Reconfigurable sequencer structure.
  148. Vorbach, Martin, Reconfigurable sequencer structure.
  149. Vorbach, Martin, Reconfigurable sequencer structure.
  150. Vorbach,Martin, Reconfigurable sequencer structure.
  151. Bishop, Fred; Saunders, Peter D, Recurrent billing maintenance with radio frequency payment devices.
  152. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Registering a biometric for radio frequency transactions.
  153. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Registering a biometric for radio frequency transactions.
  154. Berardi, Michael J.; Bliman, Michal; Bonalle, David; Elwood, Jennifer Anne; Hood, Matthew C.; Isenberg, Susan E.; Mayers, Alexandra; Perry, Trevor J.; Saunders, Peter D.; Scheding, Kathryn D.; Shah, Sejal Ajit; VonWald, Kristin L.; Williamson, John R., Reload protocol at a transaction processing entity.
  155. Vorbach, Martin; Bretz, Daniel, Router.
  156. Vorbach,Martin; Bretz,Daniel, Router.
  157. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
  158. Vorbach,Martin; M?nch,Robert, Run-time reconfiguration method for programmable units.
  159. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  160. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  161. Padmanabha I. Venkitakrishnan ; Gopalakrishnan Janakiraman ; Tsen-Gong Jim Hsu ; Rajendra Kumar, Scalable system control unit for distributed shared memory multi-processor systems.
  162. Venkitakrishnan, Padmanabha I., Scalable, re-configurable crossbar switch architecture for multi-processor system interconnection networks.
  163. Bonalle, David S; Isenberg, Susan E; Saunders, Peter D; Williamson, John R, Securing RF transactions using a transactions counter.
  164. Berardi, Michael J.; Bliman, Michal; Bonalle, David S.; Elwood, Jennifer Anne; Hood, Matthew C.; Isenberg, Susan E.; Mayers, Alexandra; Saunders, Peter D.; Scheding, Kathryn D.; Shah, Sejal Ajit; Williamson, John R., Securing a transaction between a transponder and a reader.
  165. Berardi, Michael J.; Bliman, Michal; Bonalle, David S.; Elwood, Jennifer Anne; Hood, Matthew C.; Isenberg, Susan E.; Saunders, Peter D.; Scheding, Kathryn D.; Shah, Sejal Ajit; Williamson, John R.; Mayers, Alexandra, Securing a transaction between a transponder and a reader.
  166. Earle W. Jennings, III, Single precision array processor.
  167. Bonalle, David S.; Salow, Glen, Smartcard transaction system and method.
  168. Bonalle, David S.; Salow, Glen, Smartcard transaction system and method.
  169. Rajopadhye,Sanjay; Renganarayana,Lakshminarayanan; Gupta,Gautam, Switch memory architectures.
  170. Michaelis,Scott Lynn; Spinhirne,Marvin J., System and method for applying an action initiated for a portion of a plurality of devices to all of the plurality of devices.
  171. Berardi,Michael J.; Bliman,Michal; Bonalle,David; Elwood,Jennifer Anne; Hood,Matthew C.; Isenberg,Susan E.; Mayers,Alexandra; Perry,Trevor J.; Saunders,Peter D.; Scheding,Kathryn D.; Shah,Sejal Ajit;, System and method for assigning a funding source for a radio frequency identification device.
  172. Bishop,Fred; Saunders,Peter D, System and method for authenticating a RF transaction using a transaction account routing number.
  173. Apisdorf, Joel Zvi; Sandbote, Sam Brandon; Poole, Michael Daniel, System and method for data forwarding in a programmable multiple network processor environment.
  174. Apisdorf, Joel Zvi; Sandbote, Sam Brandon; Poole, Michael Daniel, System and method for data forwarding in a programmable multiple network processor environment.
  175. Bonalle, David S.; Larkin, Carl; Saunders, Peter D., System and method for dynamic fob synchronization and personalization.
  176. Baxter Michael A., System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware.
  177. Baxter Michael A., System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization.
  178. Berardi, Michael J.; Bliman, Michal; Bonalle, David S.; Saunders, Peter D., System and method for encoding information in magnetic stripe format for use in radio frequency identification transactions.
  179. Saunders, Peter D, System and method for facilitating a transaction using a revolving use account associated with a primary account.
  180. Peart, Lee J; Saunders, Peter D, System and method for generating an unpredictable number using a seeded algorithm.
  181. Apisdorf, Joel Zvi; Sandbote, Sam Brandon; Poole, Michael Daniel, System and method for instruction-level parallelism in a programmable multiple network processor environment.
  182. Saunders, Peter D, System and method for managing a transaction protocol.
  183. Faenza, Jr.,William J.; Lasch,Ellen; Saunders,Peter D.; Webb,Lisa, System and method for manufacturing a punch-out RFID transaction device.
  184. Saunders, Peter D., System and method for manufacturing a punch-out RFID transaction device.
  185. Saunders, Peter D., System and method for manufacturing a punch-out RFID transaction device.
  186. Berardi,Michael J.; Bliman,Michal; Bonalle,David S.; Elwood,Jennifer Anne; Hood,Matthew C.; Isenberg,Susan E.; Mayers,Alexandra; Saunders,Peter D.; Scheding,Kathryn D.; Shah,Sejal Ajit; Williamson,Jo, System and method for payment using radio frequency identification in contact and contactless transactions.
  187. Dally William J. ; Rixner Scott Whitney ; Grossman Jeffrey P. ; Buehler Christopher James, System and method for performing compound vector operations.
  188. Bonalle,David S; Francolini,Gail A; Ing,Samantha S; Kunian,Danielle; Nulle,Danielle R, System and method for providing and RFID transaction device.
  189. Bishop, Fred; Neemann, Trey; Armes, David, System and method for reassociating an account number to another transaction account.
  190. Saunders,Peter D., System and method for remotely initializing a RF transaction.
  191. Saunders, Peter D; Barnes, Brian T, System and method for secure transactions manageable by a transaction account provider.
  192. Saunders, Peter, System and method for securing a recurrent billing transaction.
  193. Peart, Lee J.; Saunders, Peter D., System and method for securing sensitive information during completion of a transaction.
  194. Derby Herbert G. ; Dowdy Thomas E., System and method for using a frame buffer in cached mode to increase bus utilization during graphics operations.
  195. Mitra, Hirak; Kulkarni, Raj; Wicks, Richard; Moon, Michael, System and methods for connecting multiple functional components.
  196. Beenau,Blayn W.; Bonalle,David S.; Fields,Seth W.; Gray,William J.; Larkin,Carl; Montgomery,Joshua L.; Saunders,Peter D., System for biometric security using a FOB.
  197. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, System for biometric security using a fob.
  198. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, System for biometric security using a fob.
  199. Breck, Lydia; Zoob, Jessica; Salow, Glen; Bishop, Fred; Schwarz, William; Glazer, Elliot; Johnstone, David; Cunningham, Katie; Nambiar, Anant; Belt, Jan Nunney; Wittwer, Martin; Armes, David; Chow, Christina, System for facilitating a transaction.
  200. Bonalle, David; Bliman, Michal; Saunders, Peter D.; Williamson, John Robert, Systems and methods for managing account information lifecycles.
  201. Beenau,Blayn W.; Bliman,Michal; Bonalle,David S.; Montgomery,Joshua L.; Saunders,Peter D.; Williamson,John R., Systems and methods for managing multiple accounts on a RF transaction instrument.
  202. Bishop, Fred; Saunders, Peter D, Systems and methods for non-traditional payment using biometric data.
  203. Bonalle,David S; Fehlhaber,Jeff; Saunders,Peter D, Systems and methods for providing a RF transaction device for use in a private label transaction.
  204. Beenau,Blayn W.; Bliman,Michal; Bonalle,David S.; Montgomery,Joshua L.; Saunders,Peter D.; Williamson,John R., Systems and methods for providing a RF transaction device operable to store multiple distinct accounts.
  205. Bonalle,David S.; Fehlhaber,Jeff; Saunders,Peter D., Systems and methods for providing a RF transaction device operable to store multiple distinct calling card accounts.
  206. Martinez, Jose F.; Ipek, Engin; Kirman, Meyrem; Kirman, Nevin, Systems and methods for reconfiguring on-chip multiprocessors.
  207. Morrill Webb, Lisa Ann; Faenza, Jr., William J., Transaction card.
  208. Morrill-Webb, Lisa Ann; Faenza, Jr., William J., Transaction card.
  209. Beenau,Blayn W.; Bonalle,David S.; Vander Eyk,Becky; Isenberg,Susan E.; Malnati,Leigh; Mueller,Sue; Norcross,Zarita; Peart,Lee J.; Saunders,Peter D.; Skilling Belmond,Lisa; Webb,Lisa; Williamson,John, Transparent transaction device.
  210. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
  211. Jennings, III, Earle W., Video frame rendering engine.
  212. Beenau, Blayn W; Bonalle, David S; Fields, Seth W; Gray, William J; Larkin, Carl; Montgomery, Joshua L; Saunders, Peter D, Voiceprint biometrics on a payment device.
  213. French, Mark J.; Keslin, Phillip; Molnar, Steven E; Weitkemper, Adam Clark, Z-test result reconciliation with multiple partitions.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로