$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Adjustable voltage level shifter 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/0175
  • H03K-019/00
출원번호 US-0364864 (1994-12-27)
발명자 / 주소
  • Sundstrom Lance L. (Pinellas FL)
출원인 / 주소
  • Honeywell Inc. (Minneapolis MN 02)
인용정보 피인용 횟수 : 48  인용 특허 : 0

초록

A voltage level shifter is disclosed having an input and an output. The input receives a first signal capable of fluctuating between at least two voltages. The voltage level shifter produces a second signal, at the output, based on the voltage of the input signal and two or more user-defined referen

대표청구항

A bi-directional voltage level shifter as recited in claim 5, wherein the low logic level voltage of the first digital signal is less than the first low voltage reference.

이 특허를 인용한 특허 (48)

  1. Tsang Wai Keung ; Pon Harry Q. ; Larsen Robert E., 1.8 volt output buffer on flash memories.
  2. Haulin, Tord, Adaptive level binary logic.
  3. Kotlowski, Kenneth James; Tischler, Brett A., Bus arbitrator supporting multiple isochronous streams in a split transactional unidirectional bus architecture and method of operation.
  4. Donnelly Kevin S. ; Tran Chanh ; Ching Michael ; Garlepp Bruno, Bus driver circuit including a slew rate indicator circuit having a one shot circuit.
  5. Alan R. Desroches, Circuit having increased noise immunity and capable of generating a reference voltage or terminating a transmission line.
  6. Kutz, Harold M.; Williams, Timothy John; Sullam, Bert S.; Snyder, Warren S.; Shutt, James H.; Byrkett, Bruce E.; Mar, Monte; Thiagarajan, Eashwar; Kohagen, Nathan Wayne; Wright, David G.; Hastings, Mark E; Seguine, Dennis R., Combined analog architecture and functionality in a mixed-signal array.
  7. Avitan, Shimon; Ben Artsi, Liav, Direct current (DC) coupling with rail to rail common mode.
  8. Kashmiri Abdul Qayyum ; Ahmed Junaid Ahmed ; Kim Han My, Five volt tolerant TTL/CMOS and CMOS/CMOS voltage conversion circuit.
  9. Farshid Shokouhi, High voltage level-shifter with tri-state output driver.
  10. Andrew M. Volk, Impedance control system for a center tapped termination bus.
  11. Kim, Yong-Ki, Input buffer of differential amplification type in semiconductor device.
  12. Chao, Chi-Yeu; Taylor, Gregory F., Input circuit with switched reference signals.
  13. Ng, Hoong Chin, Input voltage clamp with signal splitting and cross-over capabilities.
  14. Jeffrey Hubert Sloan, Input/output circuit having up-shifting circuitry for accommodating different voltage signals.
  15. Landgraf Marcus E. ; Larsen Robert E. ; Taub Mase J. ; Talreja Sanjay ; Dalvi Vishram P. ; Babb Edward M. ; Pathak Bharat M. ; Haid Christopher J., Input/output power supply detection scheme for flash memory.
  16. Lapidus,Peter D., Integrated circuit having programmable voltage level line drivers and method of operation.
  17. Nuebling,Marcus, Level converter.
  18. Yang, Chih-Wen; Chen, Sheng-Hua, Level shifter with reduced power consumption and low propagation delay.
  19. Mann Eric N., Low distortion level shifter.
  20. Hanna, Sherif; Landry, Greg J.; ReFalo, Alan; Vijayaraghavan, Jeyenth, Method and circuitry to translate a differential logic signal to a CMOS logic signal.
  21. Cao Tai (Austin TX) Dutta Satyajit (Austin TX) Nguyen Thai Quoc (Austin TX) Trinh Thanh Doan (Austin TX) Walls Lloyd Andre (Austin TX), Mixed voltage interface converter.
  22. Chan Francis H. ; Stout Douglas Willard, Multi-function pre-driver circuit with slew rate control, tri-state operation, and level-shifting.
  23. Gilliland Patrick B. ; Leger Michael F., Optoelectronic transceiver having an adaptable logic level signal detect output.
  24. Lin-shih Liu ; Dzung Huu Nguyen, Output buffer with control circuitry.
  25. Liu Lin-shih ; Nguyen Dzung Huu, Output buffer with control circuitry.
  26. Toshiro Okubo JP, Power drive circuit.
  27. Williams, Timothy J.; Wright, David G.; Verge, Gregory J.; Byrkett, Bruce E., Programmable input/output circuit.
  28. Williams, Timothy John; Wright, David G.; Verge, Gregory John; Byrkett, Bruce E., Programmable input/output circuit.
  29. Williams, Timothy John; Wright, David G.; Verge, Gregory John; Byrkett, Bruce E., Programmable input/output circuit.
  30. Andrews, William B.; Lin, Mou C.; Schadt, John, Programmable level shifter.
  31. Lapidus, Peter D., Reduced noise line drivers and method of operation.
  32. Larsen, Robert E.; Pon, Harry Q., Self-configuring input buffer on flash memories.
  33. Larsen Robert E. ; Pon Harry Q. ; Talreja Sanjay ; Landgraf Marcus E. ; Alexis Ranjeet, Self-configuring interface architecture on flash memories.
  34. Nakase,Yasunobu; Notani,Hiromi, Semiconductor integrated circuit device including a level shifter.
  35. Masao Taguchi JP; Satoshi Eto JP; Yoshihiro Takemae JP; Hiroshi Yoshioka JP; Makoto Koga JP, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  36. Taguchi Masao,JPX ; Eto Satoshi,JPX ; Takemae Yoshihiro,JPX ; Yoshioka Hiroshi,JPX ; Koga Makoto,JPX, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  37. Taguchi, Masao; Eto, Satoshi; Takemae, Yoshihiro; Yoshioka, Hiroshi; Koga, Makoto, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  38. Taguchi, Masao; Eto, Satoshi; Takemae, Yoshihiro; Yoshioka, Hiroshi; Koga, Makoto, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  39. Taguchi, Masao; Eto, Satoshi; Takemae, Yoshihiro; Yoshioka, Hiroshi; Koga, Makoto, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  40. Taguchi, Masao; Takemae, Yoshihiro, Semiconductor integrated circuit with input/output interface adapted for small-amplitude operation.
  41. Tischler, Brett A., Speculative bus arbitrator and method of operation.
  42. Kotlowski, Kenneth James; Tischler, Brett A., Split transactional unidirectional bus architecture and method of operation.
  43. Kotlowski, Kenneth James; Tischler, Brett A., System and method for machine specific register addressing in a split transactional unidirectional bus architecture.
  44. Kotlowski,Kenneth J.; Tischler,Brett, System and method for machine specific register addressing in external devices.
  45. Joffe, Daniel M.; Venters, W. Stuart; Brethour, Vern, Systems and methods for communicating high speed signals in a communication device.
  46. Flinsbaugh Jack W. ; Metzner Ronald D. ; Goodner ; III Clyde E. ; Forehand Monty A. ; Bendigeri Gopinath K., Thermoelectric temperature sensing system in a computer hard disc drive.
  47. Christelle Delage FR; Quang Nguyen FR, Voltage level shifting circuit for bidirectional data.
  48. Green Gary W. (Pleasanton CA) Arcoleo Mathew R. (San Jose CA) Sevalia Piyush (Sunnyvale CA), Voltage level translator circuit.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로