$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Passive interposer including at least one passive electronic component 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/053
  • H01L-023/02
출원번호 US-0321677 (1994-10-12)
발명자 / 주소
  • Stone David B. (Owego NY)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 195  인용 특허 : 0

초록 ▼

An interposer including a first face and second face opposite the first face and at least one electrically conductive plane. The at least one electrically conductive plane functions as a power, ground, or signal plane. At least one electrically insulating plane is positioned on opposite sides of the

대표청구항 ▼

An electronic package, comprising: an interposer, comprising: a first face and a second face opposite said first face; at least one electrically conductive plane functioning as a power, ground, or signal plane; an electrically insulating plane positioned on each side of said at least one electricall

이 특허를 인용한 특허 (195)

  1. Novak, Istvan; St.Cyr, Valerie; Freda, Michael C.; Tetreault, Merle, Adding electrical resistance in series with bypass capacitors using annular resistors.
    상세보기
  2. Lim, Khai Loke; Chong, Kow Chee; Krishnamurthi, Macwien; Thor, Swee Theam, Apparatus and method of miniaturizing the size of a printed circuit board.
    상세보기
  3. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
    상세보기
  4. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
    상세보기
  5. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
    상세보기
  6. Anthony, Anthony A.; Anthony, William M., Arrangement for energy conditioning.
    상세보기
  7. Hamzehdoost Ahmad, BGA package using PCB and tape in a die-up configuration.
    상세보기
  8. Burtzlaff,Robert; Haba,Belgacem; Humpston,Giles; Tuckerman,David B.; Warner,Michael; Mitchell,Craig S., Back-face and edge interconnects for lidded package.
    상세보기
  9. Bloom,Terry R., Ball grid array package.
    상세보기
  10. Poole, David; Bloom, Terry R.; Cooper, Richard, Ball grid array package having testing capability after mounting.
    상세보기
  11. Poole David L. ; Reinhard Robert L. ; Cooper Richard O. ; DeMars Richard S., Ball grid array resistor terminator network.
    상세보기
  12. Navinchandra Kalidas ; Masood Murtuza ; Raymond W. Thompson, Ball grid package with multiple power/ground planes.
    상세보기
  13. Kuo, Bob Shih-Wei, Blind via capture pad structure.
    상세보기
  14. Kuo, Bob Shih-Wei, Blind via capture pad structure fabrication method.
    상세보기
  15. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric and metallization process and semiconductor package.
    상세보기
  16. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
    상세보기
  17. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Buildup dielectric layer having metallization pattern semiconductor package fabrication method.
    상세보기
  18. Yamanishi, Yoshiki; Harada, Muneo; Kitano, Takahiro; Kawaguchi, Tatsuzo; Hirota, Yoshihiro; Yamada, Kinji; Shinoda, Tomotaka; Okumura, Katsuya; Kawano, Shuichi, Capacitor and manufacturing method thereof.
    상세보기
  19. Pogge, H. Bernhard; Yu, Roy; Prasad, Chandrika; Narayan, Chandrasekhar, Chip and wafer integration process using vertical connections.
    상세보기
  20. Pogge,H. Bernhard; Yu,Roy; Prasad,Chandrika; Narayan,Chandrasekhar, Chip and wafer integration process using vertical connections.
    상세보기
  21. Huemoeller, Ronald Patrick; Rusli, Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
    상세보기
  22. Huemoeller,Ronald Patrick; Rusli,Sukianto, Circuit-on-foil process for manufacturing a laminated semiconductor package substrate having embedded conductive patterns.
    상세보기
  23. St. Amand, Roger D., Column and stacking balls package fabrication method and structure.
    상세보기
  24. Lisa J. Jimarez ; Miguel A. Jimarez ; Voya R. Markovich ; Cynthia S. Milkovich ; Charles H. Perry ; Brenda L. Peterson, Compliant layer for encapsulated columns.
    상세보기
  25. Peters, Michael G.; McCormack, Mark Thomas; Bernales, Aris, Composite interposer and method for producing a composite interposer.
    상세보기
  26. Brown,Dirk D.; Williams,John D.; Radza,Eric M., Connector for making electrical contact at semiconductor scales.
    상세보기
  27. Dittmann,Larry E., Connector having staggered contact architecture for enhanced working range.
    상세보기
  28. Dittmann, Larry E., Contact and method for making same.
    상세보기
  29. Brown,Dirk D.; Williams,John D., Contact grid array formed on a printed circuit board.
    상세보기
  30. Williams,John D., Contact grid array system.
    상세보기
  31. Williams,John David, Contact grid array system.
    상세보기
  32. Dittmann,Larry E., Deep drawn electrical contacts and method for making.
    상세보기
  33. Light, David Noel; Kalakkad, Dinesh Sundararajan; Nguyen, Peter Tho, Electrical connector and method of making it.
    상세보기
  34. Dittmann, Larry E., Electrical connector having a flexible sheet and one or more conductive connectors.
    상세보기
  35. Light, David Noel; Wang, Hung-Ming; Baker, David Rodney; Nguyen, Peter Tho; Pao, Dexter Shih-Wei, Electrical connector with electrical contacts protected by a layer of compressible material and method of making it.
    상세보기
  36. Jackson Raymond A. ; Call Anson J. ; Courtney Mark G. ; DeLaurentis Stephen A. ; Farooq Mukta S. ; Farooq Shaji ; Goldmann Lewis S. ; Martin Gregory B. ; Ray Sudipta K., Electrical interconnection package and method thereof.
    상세보기
  37. Koetsu Tamura JP, Electronic circuit package assembly with solder interconnection sheet.
    상세보기
  38. Miki, Syota; Arai, Tadashi, Electronic component mounting package.
    상세보기
  39. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
    상세보기
  40. Darveaux, Robert Francis; Dunlap, Brett Arnold; Huemoeller, Ronald Patrick, Electronic component package fabrication method and structure.
    상세보기
  41. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon; Karim, Nozad Osman, Embedded metal features structure.
    상세보기
  42. Kola Ratnaji Rao ; Manzione Louis Thomas ; Watts Roderick Kent, Embedded thin film passive components.
    상세보기
  43. Kola Ratnaji Roa ; Manzione Louis Thomas ; Watts Roderick Kent, Embedded thin film passive components.
    상세보기
  44. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Encapsulated semiconductor package.
    상세보기
  45. Anthony, Anthony A.; Anthony, William M., Energy conditioning circuit arrangement for integrated circuit.
    상세보기
  46. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
    상세보기
  47. Hiner, David Jon; Huemoeller, Ronald Patrick, Extended landing pad substrate package structure and method.
    상세보기
  48. Scanlan, Christopher M.; St. Amand, Roger D.; Kim, Jae Dong, Fan out build up substrate stackable package and method.
    상세보기
  49. Bolognia, David; Adlam, Ted; Kelly, Mike, Fingerprint sensor package and method.
    상세보기
  50. Darveaux, Robert Francis; Bancod, Ludovico E.; Mattei, Marnie Ann; Olson, Timothy Lee, Flex circuit package and method.
    상세보기
  51. Saia Richard Joseph ; Durocher Kevin Matthew ; Cole Herbert Stanley, Flexible interconnect film including resistor and capacitor layers.
    상세보기
  52. Pierson, Mark Vincent; Sweterlitsch, Jennifer Rebecca; Woychik, Charles Gerard; Youngs, Jr., Thurston Bryce, Floating interposer.
    상세보기
  53. Gaynes Michael Anthony ; Emerick Alan James ; Puligandla Viswanadham ; Woychik Charles Gerard ; Zalesinski Jerzy Maria, High density integrated circuit packaging with chip stacking and via interconnections.
    상세보기
  54. Gaynes Michael Anthony ; Emerick Alan James ; Puligandla Viswanadham ; Woychik Charles Gerard ; Zalesinski Jerzy Maria, High density integrated circuit packaging with chip stacking and via interconnections.
    상세보기
  55. Gaynes Michael Anthony ; Emerick Alan James ; Puligandla Viswanadham ; Woychik Charles Gerard ; Zalesinski Jerzy Maria, High density integrated circuit packaging with chip stacking and via interconnections.
    상세보기
  56. Beroz,Masud; Warner,Michael; Smith,Lee; Urbish,Glenn; Kang,Teck Gyu; Park,Jae M.; Kubota,Yoichi, High frequency chip packages with connecting elements.
    상세보기
  57. Mosley, Larry Eugene, High performance capacitor.
    상세보기
  58. Mosley, Larry Eugene, High performance capacitor.
    상세보기
  59. Shenoy Jayarama N., High performance chip/package inductor integration.
    상세보기
  60. Caletka, David V.; Egitto, Frank D., High speed interposer.
    상세보기
  61. Caletka, David V.; Egitto, Frank D., High speed interposer.
    상세보기
  62. Warner, Michael, High-frequency chip packages.
    상세보기
  63. Warner, Michael, High-frequency chip packages.
    상세보기
  64. Warner,Michael; Smith,Lee; Haba,Belgacem; Urbish,Glenn; Beroz,Masud; Kang,Teck Gyu, High-frequency chip packages.
    상세보기
  65. Brooks J. Mike ; King Jerrold L. ; Schofield Kevin, Integrated circuit device having cyanate ester buffer coat.
    상세보기
  66. Brooks, J. Mike; King, Jerrold L.; Schofield, Kevin, Integrated circuit device having cyanate ester buffer coat and method of fabricating same.
    상세보기
  67. Ko, Chan Hoon; Park, Soo-San, Integrated circuit packaging system with interposer and method of manufacture thereof.
    상세보기
  68. Kim, Daeik Daniel; Song, Young Kyu; Yun, Changhan Hobie; Velez, Mario Francisco; Zuo, Chengjie; Kim, Jonghae; Zhang, Xiaonan; Lane, Ryan David, Integrated passive device (IPD) on substrate.
    상세보기
  69. Anthony, William M.; Anthony, David; Anthony, Anthony, Internally overlapped conditioners.
    상세보기
  70. Dittmann,Larry E., Interposer and method for making same.
    상세보기
  71. Bohr,Mark T., Interposer and method of making same.
    상세보기
  72. Van Pham Cuong ; DiPiazza Frank Burke ; Baker Jay DeAvis ; Straub Marc Alan ; Jairazbhoy Vivek Amir, Interposer for mounting semiconductor dice on substrates.
    상세보기
  73. Conn, Robert O., Interposer for redistributing signals.
    상세보기
  74. Alagaratnam, Maniam; Desai, Kishor V.; Patel, Sunil A., Interposer for semiconductor package assembly.
    상세보기
  75. Maniam Alagaratnam ; Kishor V. Desai ; Sunil A. Patel, Interposer for semiconductor package assembly.
    상세보기
  76. Dittmann,Larry E., Interposer with compliant pins.
    상세보기
  77. Dittmann,Larry E., Interposer with compliant pins.
    상세보기
  78. Lee, DongHoon; Kim, DoHyung; Park, JungSoo; Han, SeungChul; Kim, JooHyun; Hiner, David Jon; Huemoeller, Ronald Patrick; Kelly, Michael G., Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package.
    상세보기
  79. Pai Deepak K. ; Denny Ronald R. ; Chevalier Jeanne M. ; Schwartz ; III George F. ; Webster Clark F. ; Lufkin Robert M. ; Krinke Terrance A., Laminated multilayer substrates.
    상세보기
  80. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Bolognia, David, Light emitting diode (LED) package and method.
    상세보기
  81. Haba, Belgacem; Kubota, Yoichi, Manufacture of mountable capped chips.
    상세보기
  82. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package.
    상세보기
  83. Dunlap, Brett Arnold; Darveaux, Robert Francis, Mechanical tape separation package and method.
    상세보기
  84. Radza, Eric M.; Williams, John D., Method and system for batch forming spring elements in three dimensions.
    상세보기
  85. Brown, Dirk Dewar; Williams, John David; Long, William B.; Chen, Tingbao, Method and system for batch manufacturing of spring elements.
    상세보기
  86. Dittmann,Larry E., Method for fabricating a connector.
    상세보기
  87. Williams, John D., Method for fabricating a contact grid array.
    상세보기
  88. Saia Richard Joseph ; Durocher Kevin Matthew ; Cole Herbert Stanley, Method for fabricating a flexible interconnect film with resistor and capacitor layers.
    상세보기
  89. Honda,Kazuyoshi; Echigo,Noriyasu; Odagiri,Masaru; Sugimoto,Takanori, Method for fabricating semiconductor component.
    상세보기
  90. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having embedded back-side access conductors and vias.
    상세보기
  91. Huemoeller,Ronald Patrick; Rusli,Sukitano, Method for making an integrated circuit substrate having embedded passive components.
    상세보기
  92. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Method for making an integrated circuit substrate having laminated laser-embedded circuit layers.
    상세보기
  93. Huemoeller,Ronald Patrick; Rusli,Sukianto, Method for making an integrated circuit substrate having laser-embedded conductive patterns.
    상세보기
  94. Anthony, William M.; Anthony, David; Anthony, Anthony, Method for making internally overlapped conditioners.
    상세보기
  95. Ahmad Hamzehdoost, Method of fabricating a BGA package using PCB and tape in a die-up configuration.
    상세보기
  96. Rusli, Sukianto; Huemoeller, Ronald Patrick, Method of fabricating an embedded circuit pattern.
    상세보기
  97. Dunlap, Brett Arnold, Method of forming a plurality of electronic component packages.
    상세보기
  98. Brooks J. Mike ; King Jerrold L. ; Schofield Kevin, Method of forming an integrated circuit device having cyanate ester buffer coat.
    상세보기
  99. J. Mike Brooks ; Jerrold L. King ; Kevin Schofield, Method of forming an integrated circuit device having cyanate ester buffer coat.
    상세보기
  100. Ahn, Kie Y.; Forbes, Leonard, Method of making a chip packaging device having an interposer.
    상세보기
  101. Jimarez, Lisa J.; Jimarez, Miguel A.; Markovich, Voya R.; Milkovich, Cynthia S.; Perry, Charles H.; Peterson, Brenda L., Method of making an electronic package.
    상세보기
  102. Jimarez,Lisa J.; Jimarez,Miguel A.; Markovich,Voya R.; Milkovich,Cynthia S.; Perry,Charles H.; Peterson,Brenda L., Method of making an electronic package.
    상세보기
  103. Shenoy, Jayarama N., Method of making an electronic product including package-based inductor coupled to integrated circuit.
    상세보기
  104. Bohr, Mark T., Method of making an interposer.
    상세보기
  105. Williams, John D., Method of making electrical connector on a flexible carrier.
    상세보기
  106. Hiner,David Jon; Huemoeller,Ronald Patrick; Rusli,Sukianto, Method of manufacturing a semiconductor package.
    상세보기
  107. Jiang,Tongbi; Jacobson,John; Wood,Alan G., Method of tuning a multi-path circuit.
    상세보기
  108. Zilber, Gil; Katraro, Reuven; Aksenton, Julia; Oganesian, Vage, Methods and apparatus for packaging integrated circuit devices.
    상세보기
  109. Zilber,Gil; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
    상세보기
  110. Zilber,Gil; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
    상세보기
  111. Zilber,Gil; Katraro,Reuven; Aksenton,Julia; Oganesian,Vage, Methods and apparatus for packaging integrated circuit devices.
    상세보기
  112. Nicholls, Louis W.; St. Amand, Roger D.; Kim, Jin Seong; Jung, Woon Kab; Yang, Sung Jin; Darveaux, Robert F., Methods and structures for increasing the allowable die size in TMV packages.
    상세보기
  113. Mosley,Larry Eugene, Methods for forming a high performance capacitor.
    상세보기
  114. Pierson, Mark Vincent; Sweterlitsch, Jennifer Rebecca; Woychik, Charles Gerard; Youngs, Jr., Thurston Bryce, Methods of making and using a floating interposer.
    상세보기
  115. Warner,Michael; Haba,Belgacem; Beroz,Masud, Microelectronic assemblies incorporating inductors.
    상세보기
  116. Nystrom, Michael J.; Humpston, Giles, Microelectronic assembly with multi-layer support structure.
    상세보기
  117. Nystrom, Michael J.; Humpston, Giles, Microelectronic assembly with multi-layer support structure.
    상세보기
  118. Dreiza, Mahmoud; Ballantine, Andrew; Shumway, Russell Scott, Molded cavity substrate MEMS package fabrication method and structure.
    상세보기
  119. Lee,Jong Joo; Lee,Dong Ho, Multi-chip ball grid array package.
    상세보기
  120. Mosley, Larry Eugene, Multi-layer chip capacitor.
    상세보기
  121. Huemoeller, Ronald Patrick; Hiner, David Jon; Lie, Russ, Multi-level circuit substrate fabrication method.
    상세보기
  122. Hayasaka, Nobuo; Okumura, Katsuya; Sasaki, Keiichi; Matsuo, Mie, Multichip semiconductor device, chip therefor and method of formation thereof.
    상세보기
  123. Jeansonne Jeff K., Opposed ball grid array mounting.
    상세보기
  124. Ikuina Kazuhiro,JPX ; Shimada Yuzo,JPX ; Utsumi Kazuaki,JPX, Packaged semiconductor device and method of manufacturing the same.
    상세보기
  125. Ikuina Kazuhiro,JPX ; Shimada Yuzo,JPX ; Utsumi Kazuaki,JPX, Packaged semiconductor device and method of manufacturing the same.
    상세보기
  126. Chiang, Chia Wen, Packaging structure.
    상세보기
  127. Sasaoka, Tatsuo; Sugaya, Yasuhiro; Kawamoto, Eiji; Honjo, Kazuhiko; Asahi, Toshiyuki; Sasaki, Chie; Suzuki, Hiroaki, Passive component incorporating interposer.
    상세보기
  128. Anderson James C., Pin array set-up device.
    상세보기
  129. Fisher, Doreen S.; McMillan, Thad, Printed circuit assembly having conductive pad array with in-line via placement.
    상세보기
  130. Peters Michael G. ; Wang Wen-chou Vincent ; Takahashi Yasuhito ; Chou William ; Lee Michael G. ; Beilin Solomon, Reduced cross-talk noise high density signal interposer with power and ground wrap.
    상세보기
  131. Wen-chou Vincent Wang ; Michael G. Lee ; Solomon Beilin, Reduced stress and zero stress interposers for integrated-circuit chips, multichip substrates, and the like.
    상세보기
  132. Brown, Dirk D.; Williams, John D.; Yao, Hongjun; Ali, Hassan O., Remountable connector for land grid array packages.
    상세보기
  133. Kim, Do Hyung; Kang, Dae Byoung; Han, Seung Chul, Semiconductor device.
    상세보기
  134. Tahara, Iwao; Mihara, Ichiro; Aoki, Yutaka, Semiconductor device.
    상세보기
  135. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Ahn, Ye Sul, Semiconductor device and fabricating method thereof.
    상세보기
  136. Kim, Sang Won; Jung, Boo Yang; Kim, Sung Kyu; Yoo, Min; Lee, Seung Jae, Semiconductor device and fabricating method thereof.
    상세보기
  137. Clark, David; Zwenger, Curtis, Semiconductor device and manufacturing method thereof.
    상세보기
  138. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
    상세보기
  139. Paek, Jong Sik; Do, Won Chul; Park, Doo Hyun; Park, Eun Ho; Oh, Sung Jae, Semiconductor device and manufacturing method thereof.
    상세보기
  140. Ryu, Ji Yeon; Kim, Byong Jin; Shim, Jae Beum, Semiconductor device and manufacturing method thereof.
    상세보기
  141. Aoki, Yutaki; Mihara, Ichiro; Wakabayashi, Takeshi; Watanabe, Katsumi, Semiconductor device having a barrier layer.
    상세보기
  142. Aoki, Yutaka; Mihara, Ichiro; Wakabayashi, Takeshi; Watanabe, Katsumi, Semiconductor device having a thin-film circuit element provided above an integrated circuit.
    상세보기
  143. Aoki, Yutaka; Mihara, Ichiro; Wakabayashi, Takeshi; Watanabe, Katsumi, Semiconductor device having a thin-film circuit element provided above an integrated circuit.
    상세보기
  144. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
    상세보기
  145. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
    상세보기
  146. Kim, Jin Seong; Park, Dong Joo; Kim, Kwang Ho; Yoo, Hee Yeoul; Jeong, Jeong Wung, Semiconductor device having overlapped via apertures.
    상세보기
  147. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
    상세보기
  148. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
    상세보기
  149. Kelly, Michael; Hiner, David; Huemoeller, Ronald; St. Amand, Roger, Semiconductor package and fabricating method thereof.
    상세보기
  150. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias.
    상세보기
  151. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto, Semiconductor package and substrate having multi-level vias fabrication method.
    상세보기
  152. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
    상세보기
  153. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
    상세보기
  154. Scanlan, Christopher Marc; Huemoeller, Ronald Patrick, Semiconductor package including a top-surface metal layer for implementing circuit features.
    상세보기
  155. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
    상세보기
  156. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
    상세보기
  157. Hiner, David Jon; Huemoeller, Ronald Patrick; Rusli, Sukianto, Semiconductor package including top-surface terminals for mounting another semiconductor package.
    상세보기
  158. Huemoeller,Ronald Patrick; Hiner,David Jon; Rusli,Sukianto; Sheridan,Richard, Semiconductor package substrate fabrication method.
    상세보기
  159. Honer, Kenneth Allen, Sequential fabrication of vertical conductive interconnects in capped chips.
    상세보기
  160. Fan, Zhineng; Le, Ai D.; Li, Che-Yu, Shielded carrier with components for land grid array connectors.
    상세보기
  161. Ahn Kie Y. ; Forbes Leonard, Silicon multi-chip module packaging with integrated passive components and method of making.
    상세보기
  162. Poddar, Anindya; Prabhu, Ashok S., Spacer with passive components for use in multi-chip modules.
    상세보기
  163. Williams, John David; Radza, Eric Michael, Spring connector for making electrical contact at semiconductor scales.
    상세보기
  164. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
    상세보기
  165. Darveaux, Robert Francis; St. Amand, Roger D.; Perelman, Vladimir, Stackable package and method.
    상세보기
  166. Bancod, Ludovico E.; Kim, Jin Seong; Wachtler, Kurt Peter, Stackable plasma cleaned via package and method.
    상세보기
  167. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable protruding via package and method.
    상세보기
  168. Darveaux, Robert Francis; Bancod, Ludovico; Yoshida, Akito, Stackable treated via package and method.
    상세보기
  169. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
    상세보기
  170. Yoshida, Akito; Dreiza, Mahmoud, Stackable variable height via package and method.
    상세보기
  171. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
    상세보기
  172. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
    상세보기
  173. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
    상세보기
  174. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
    상세보기
  175. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
    상세보기
  176. Yoshida, Akito; Dreiza, Mahmoud; Zwenger, Curtis Michael, Stackable via package and method.
    상세보기
  177. Kuo, Bob Shih-Wei; Dunlap, Brett Arnold; Troche, Jr., Louis B.; Syed, Ahmer; Shumway, Russell, Stacked and staggered die MEMS package and method.
    상세보기
  178. Hwang, Ting-Ting; Chen, Hsien-Te, Stacked multi-chip.
    상세보기
  179. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
    상세보기
  180. Longo, Joseph Marco; Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
    상세보기
  181. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
    상세보기
  182. Scanlan, Christopher M., Stacked redistribution layer (RDL) die assembly package.
    상세보기
  183. Huemoeller, Ronald Patrick; Rusli, Sukianto, Straight conductor blind via capture pad structure and fabrication method.
    상세보기
  184. Kresge, John S.; Markovich, Voya R., Strain relief for substrates having a low coefficient of thermal expansion.
    상세보기
  185. Brown, Dirk D.; Williams, John D.; Long, William B., Structure and process for a contact grid array formed in a circuitized substrate.
    상세보기
  186. Kazuhisa Tsunoi JP, Structure for mounting a bare chip using an interposer.
    상세보기
  187. Asai, Motoo; Kodama, Hiroaki; Tanaka, Toyoaki, Substrate for mounting IC chip.
    상세보기
  188. Asai, Motoo; Kodama, Hiroaki; Tanaka, Toyoaki, Substrate for mounting IC chip, manufacturing method of substrate for mounting IC chip, device for optical communication, and manufacturing method of device for optical communication.
    상세보기
  189. Huemoeller, Ronald Patrick; Rusli, Sukianto; Hiner, David Jon, Substrate having stiffener fabrication method.
    상세보기
  190. Dittmann, Larry E.; Williams, John David; Long, William B., System and method for connecting flat flex cable with an integrated circuit, such as a camera module.
    상세보기
  191. Zhang, Lan; Teshome, Abeye, System and method for minimizing a loading effect of a via by tuning a cutout ratio.
    상세보기
  192. Dittmann, Larry E.; Williams, John D.; Long, William B., System for connecting a camera module, or like device, using flat flex cables.
    상세보기
  193. Dunlap, Brett Arnold; Copia, Alexander William, Thin stackable package and method.
    상세보기
  194. St. Amand, Roger D., Underfill contacting stacking balls package fabrication method and structure.
    상세보기
  195. Jung, Boo Yang; Paek, Jong Sik; Lee, Choon Heung; Park, In Bae; Kim, Sang Won; Kim, Sung Kyu; Lee, Sang Gyu, Wafer level fan out semiconductor device and manufacturing method thereof.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로