$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Optimizing assembled code for execution using execution statistics collection, without inserting instructions in the cod 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/45
  • G06F-009/445
출원번호 US-0308120 (1994-09-19)
발명자 / 주소
  • Alpert Alan I. (Hopewell Junction NY) Greenstein Paul G. (Fishkill NY) Rodell John T. (Wappingers Falls NY) Raghayan Ramanathan (Austin TX)
출원인 / 주소
  • International Business Machines Corporation (Armonk NY 02)
인용정보 피인용 횟수 : 108  인용 특허 : 0

초록

In one aspect, a software development technique is capable of efficiently organizing for execution a conditional code segment having multiple associated conditional paths. The development technique employs in association with each path of the code segment, a probability compiler directive which dict

대표청구항

A computer-implemented method for optimizing assembled code organization for execution on a processor system, said assembled code being without instructions for execution statistics collection, said optimizing method comprising the steps of: (a) executing said assembled code on said processor system

이 특허를 인용한 특허 (108)

  1. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  2. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  3. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  4. Ramchandran, Amit, Adaptable datapath for a digital processing system.
  5. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  6. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter J., Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  7. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  8. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogenous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  9. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive processor for performing an operation with simple and complex units each comprising configurably interconnected heterogeneous elements.
  10. Master, Paul L.; Uvacek, Bohumir, Apparatus and method for adaptive multimedia reception and transmission in communication environments.
  11. Jeffrey A. Dean ; James E. Hicks, Jr. ; George Z. Chrysos ; Carl A. Waldspurger ; William E. Weihl, Apparatus and method for monitoring a computer system to guide optimization.
  12. Chrysos George Z. ; Dean Jeffrey ; Hicks ; Jr. James E. ; Waldspurger Carl A. ; Weihl William E., Apparatus for determining the instantaneous average number of instructions processed.
  13. Chrysos George Z. ; Dean Jeffrey ; Hicks James E. ; Waldspurger Carl A. ; Weihl William E. ; Leibholz Daniel L. ; McLellan Edward J., Apparatus for sampling instruction execution information in a processor pipeline.
  14. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  15. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  16. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements.
  17. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having fixed, application specific computational elements.
  18. Master, Paul L.; Smith, Stephen J.; Watson, John, Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements.
  19. Teplitsky, Marat; Ovadia, Meir; Gradovich, Noa, Automation of software verification.
  20. Chauvel Gerard,FRX ; Lineberry Marion C. ; Woolsey Matthew A. ; McMahon Michael, Cache optimization for programming loops.
  21. Guo, Yang; Vogelheim, Daniel; Eisinger, Jochen Mathias, Code caching system.
  22. Heidari, Ghobad; Chang, Kuor Hsin; Master, Paul L.; Hogenauer, Eugene B.; Scheuermann, Walter James, Communications module, device, and method for implementing a system acquisition function.
  23. Berent,Anthony Neil; Brawn,Jonathan William; Gotch,Paul Robert, Compilation of application code in a data processing apparatus.
  24. Heishi, Taketo; Ogawa, Hajime; Yamamoto, Yasuhiro; Hattori, Kyoko; Michimoto, Shohei; Hattori, Kenji; Tomita, Hirotetsu; Kawabata, Teruo; Nakashima, Kiyoshi, Compiler apparatus for optimizing high-level language programs using directives.
  25. Ogawa, Hajime; Heishi, Taketo; Sakata, Toshiyuki; Takayama, Shuichi; Michimoto, Shohei; Hamada, Tomoo; Miyachi, Ryoko, Compiler apparatus with flexible optimization.
  26. Master, Paul L.; Watson, John, Configurable hardware based digital imaging apparatus.
  27. Scheuermann, W. James; Hogenauer, Eugene B., Control node for multi-core system.
  28. Charnell,William Thomas; Plummer,Wayne; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Kramskoy,Jeremy Paul; Sexton,Jeremy James; Wynn,Michael John; Rautenbach,Keith; Thomas,Stephen Pa, Direct invocation of methods using class loader.
  29. Kramskoy,Jeremy Paul; Charnell,William Thomas; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Plummer,Wayne; Sexton,Jeremy James; Wynn,Michael John; Rautenback,Keith; Thomas,Stephen Pa, Dynamic compiler and method of compiling code to generate dominant path and to handle exceptions.
  30. Hicks,Daniel Rodman, Dynamic compiler apparatus and method that stores and uses persistent execution statistics.
  31. McKee Bret A. ; Gaither Blaine D., Dynamic trace driven object code optimizer.
  32. Furtek, Frederick Curtis; Master, Paul L., External memory controller.
  33. Furtek, Frederick Curtis; Master, Paul L., External memory controller node.
  34. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  35. Furtek, Fredrick Curtis; Master, Paul L., External memory controller node.
  36. Inamdar,Rajendra, Flexible and extensible Java bytecode instrumentation system.
  37. Inamdar, Rajendra, Flexible and extensible java bytecode instrumentation system.
  38. Scheuermann,Walter James, Hardware implementation of the secure hash standard.
  39. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  40. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  41. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  42. Scheuermann, W. James; Hogenauer, Eugene B., Hardware task manager.
  43. Darnell, Stephen; Charnell, William Thomas; Plummer, Wayne; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenback, Keith; Thomas, , Hash table dispatch mechanism for interface methods.
  44. Prosser Edward Curtis ; Roediger Robert Ralph ; Schmidt William Jon, Instruction cache alignment mechanism for branch targets based on predicted execution frequencies.
  45. Kramskoy, Jeremy Paul, Inter-method control transfer for execution engines with memory constraints.
  46. Hall, Giles T, Interface between a verification environment and a hardware acceleration engine.
  47. Caldwell Jeffrey B., Language independent optimal size-based storage allocation.
  48. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  49. Sambhwani, Sharad; Heidari, Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  50. Sambhwani,Sharad; Heidari,Ghobad, Low I/O bandwidth method and system for implementing detection and identification of scrambling codes.
  51. Thomas, Stephen Paul; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenback, Keith; Pl, Low-contention grey object sets for concurrent, marking garbage collection.
  52. Cook,Thomas E; Govett,Ian R; Kim,Suhwan; Kosonocky,Stephen V.; Sandon,Peter A., Machine code builder derived power consumption reduction.
  53. Chang Po-hua, Memory pattern analysis tool for use in optimizing computer program code.
  54. Jaaskelainen, Jr., William, Method and apparatus for employing cognitive compares in compare statement sequences.
  55. Mauricio Breternitz, Jr. ; Roger A. Smith, Method and apparatus for hierarchical restructuring of computer code.
  56. He, Dake; Jagmohan, Ashish; Lou, Jian; Lu, Ligang, Method and apparatus for run-time statistics dependent program execution using source-coding principles.
  57. Chrysos George Z. ; Dean Jeffrey ; Hicks James E. ; Leibholz Daniel L. ; McLellan Edward J. ; Waldspurger Carl A. ; Weihl William E., Method and apparatus for sampling multiple potentially concurrent instructions in a processor pipeline.
  58. Rautenback,Keith; Charnell,William Thomas; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Kramskoy,Jeremy Paul; Sexton,Jeremy James; Wynn,Michael John; Plummer,Wayne; Thomas,Stephen Pa, Method and structure for reducing search times.
  59. Master, Paul L., Method and system for achieving individualized protected space in an operating system.
  60. Master, Paul L., Method and system for creating and programming an adaptive computing engine.
  61. Thomas, Stephen Paul; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenbach, Keith; Plummer, Wayne, Method and system for dynamic memory management.
  62. Thomas, Stephen Paul; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenbach, Keith; Plummer, Wayne, Method and system for dynamic memory management.
  63. Andrews, Jason Robert; Winterholer, Markus; Pluth, Ronald Joseph, Method and system for generating verification information and tests for software.
  64. Andrews, Jason Robert; Winterholer, Markus; Pluth, Ronald Joseph, Method and system for generating verification information and tests for software.
  65. Plummer,Wayne; Charnell,William Thomas; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Kramskoy,Jeremy Paul; Sexton,Jeremy James; Wynn,Michael John; Rautenback,Keith; Thomas,Stephen Pa, Method and system for handling device driver interrupts.
  66. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  67. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  68. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  69. Plunkett, Robert T.; Heidari, Ghobad; Master, Paul L., Method and system for managing hardware resources to implement system functions using an adaptive computing architecture.
  70. Wiles, Roger; Koning, Maarten, Method and system for optimizing performance based on cache analysis.
  71. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  72. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  73. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  74. Scheuermann, W. James, Method and system for reconfigurable channel coding.
  75. Kramskoy, Jeremy Paul; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Plummer, Wayne; Sexton, Jeremy James; Wynn, Michael John; Rautenbach, Keith; Thomas, , Method and system of cache management using spatial separation of outliers.
  76. Charnell, William Thomas; Plummer, Wayne; Darnell, Stephen; Dias, Blaise Abel Alec; Guthrie, Philippa Joy; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenback, Keith; Thomas, , Method and system of memory management using stack walking.
  77. Guthrie, Philippa Joy; Charnell, William Thomas; Darnell, Stephen; Dias, Blaise Abel Alec; Plummer, Wayne; Kramskoy, Jeremy Paul; Sexton, Jeremy James; Wynn, Michael John; Rautenback, Keith; Thomas, , Method and system of testing and verifying computer code in a multi-threaded environment.
  78. Dean Jeffrey A. ; Waldspurger Carl A., Method for estimating statistics of properties of memory system interactions among contexts in a computer system.
  79. Dean Jeffrey A. ; Hicks ; Jr. James E. ; Waldspurger Carl A. ; Weihl William E., Method for estimating statistics of properties of memory system transactions.
  80. Dean Jeffrey ; Hicks ; Jr. James E. ; Weihl William E., Method for providing virtual memory to physical memory page mapping in a computer operating system that randomly samples state information.
  81. Jeffrey A. Dean ; Carl A. Waldspurger, Method for scheduling contexts based on statistics of memory system interactions in a computer system.
  82. Chrysos, George Z.; Dean, Jeffrey A.; Hicks, Jr., James E.; Waldspurger, Carl A.; Weihl, William E., Method for scheduling threads in a multithreaded processor.
  83. Master,Paul L.; Hogenauer,Eugene; Wu,Bicheng William; Chuang,Dan MingLun; Freeman Benson,Bjorn, Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information.
  84. Charnell,William Thomas; Plummer,Wayne; Darnell,Stephen; Dias,Blaise Abel Alec; Guthrie,Philippa Joy; Kramskoy,Jeremy Paul; Sexton,Jeremy James; Wynn,Michael John; Rautenbach,Keith; Thomas,Stephen Pa, Multi-threaded fragment patching.
  85. Cary Lee Bates ; Edward Curtis Prosser ; William Jon Schmidt, Object-oriented compiler mechanism for automatically selecting among multiple implementations of objects.
  86. Tanaka Hirohisa,JPX ; Sayama Junko,JPX ; Tanaka Akira,JPX, Optimization apparatus which removes transfer instructions by a global analysis of equivalence relations.
  87. Boulos, Solomon; Sugerman, Jeremy, Optimized execution of dynamic languages.
  88. Boulos, Solomon; Sugerman, Jeremy, Optimized execution of dynamic languages.
  89. Boulos, Solomon; Sugerman, Jeremy, Optimized execution of dynamic languages.
  90. Master, Paul L., Profiling of software and circuit designs utilizing data operation analyses.
  91. Ito, Takahiro; Suzuki, Shigeki; Ochiai, Yoshiko; Kushiro, Noriyuki; Koizumi, Yoshiaki, Program code compression processing device and method and program thereof.
  92. Ito, Takahiro; Suzuki, Shigeki; Ochiai, Yoshiko; Kushiro, Noriyuki; Koizumi, Yoshiaki, Program code generation support device and method, program execution device and method, and program code compression processing device and method and program thereof.
  93. Ito, Takahiro; Suzuki, Shigeki; Ochiai, Yoshiko; Kushiro, Noriyuki; Koizumi, Yoshiaki, Program code generation support device and method, program execution device and method, and program code compression processing device and method and program thereof.
  94. Isozaki Hiroko,JPX, Program transformation method and program transformation system.
  95. Perfetta, Rodolph Gérard Jacques Ascanio Jean-Denis; Wilkinson, Graham Peter, Reordering application code to improve processing performance.
  96. Carrier ; III David F. ; Gillespie R. John K. ; Lui Janet Kwai Fun ; Weeks ; Jr. Donald L., Software release metric reporting system and method.
  97. Finnie, Nicole Y.; Hoerst, Christian W. P.; Kern, Johannes S., Software test automation.
  98. Master,Paul L.; Watson,John, Storage and delivery of device features.
  99. Brown Michael Wayne ; Jennery Aidon Paul, Straight path optimization for compilers.
  100. Heisch Randall Ray (Georgetown TX) Saiyed Sohel Riazuddin (Austin TX), System and method for improving branch prediction in compiled program code.
  101. Master, Paul L.; Watson, John, System for adapting device standards after manufacture.
  102. Master, Paul L.; Watson, John, System for authorizing functionality in adaptable hardware devices.
  103. Master,Paul L.; Watson,John, System for authorizing functionality in adaptable hardware devices.
  104. Garth John Marland ; John Koshy ; Ruddy James Alan ; Schwartz David Ray ; Smith Bryan Frederick, System for data structure loading with concurrent statistical analysis.
  105. Ulery,James; Toukmaji,Nour, System for executing computer programs on a limited-memory computing machine.
  106. Liu,James; Pillutla,Raghavender; Yen,Chien Hua; Mac,Timothy; Yacoub,Yousef, Systems and methods for software performance tuning.
  107. Katragadda, Ramana; Spoltore, Paul; Howard, Ric, Task definition for specifying resource requirements.
  108. Hartman, Alan; Nagin, Kenneth; Kram, Paul, Technique using persistent foci for finite state machine based software test generation.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로