$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Programmable logic array device with grouped logic regions and three types of conductors 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/177
출원번호 US-0388300 (1995-02-14)
발명자 / 주소
  • Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA)
출원인 / 주소
  • Altera Corporation (San Jose CA 02)
인용정보 피인용 횟수 : 266  인용 특허 : 0

초록 ▼

A programmable logic array device in which programmable logic regions are arranged in groups of four is provided. The device includes direct connect conductors for carrying signals totally within one group of four regions as well as to certain adjacent programmable logic regions, local conductors fo

대표청구항 ▼

A programmable logic array device having first and second substantially orthogonal array dimensions and comprising: a plurality of regions of programmable logic arranged in rows and columns substantially along said two orthogonal array dimensions, each of said regions having a plurality of terminals

이 특허를 인용한 특허 (266)

  1. Mar, Monte, Apparatus and method for programmable power management in a programmable analog circuit block.
    상세보기
  2. Kuo,Wei Min; Yu,Donald Y., Apparatus for interfacing and testing a phase locked loop in a field programmable gate array.
    상세보기
  3. Kuo, Wei-Min; Yu, Donald Y., Apparatus for testing a phrase-locked loop in a boundary scan enabled device.
    상세보기
  4. Ting Benjamin S. ; Pani Peter M., Architecture and interconnect for programmable logic circuits.
    상세보기
  5. Kaptanoglu, Sinan, Architecture for routing resources in a field programmable gate array.
    상세보기
  6. Kaptanoglu,Sinan, Architecture for routing resources in a field programmable gate array.
    상세보기
  7. Sullam, Bert; Kutz, Harold; Mar, Monte; Thiagaragen, Eashwar; Williams, Timothy; Wright, David G., Autonomous control in a programmable system.
    상세보기
  8. Kaptanoglu, Sinan, Block connector splitting in logic block of a field programmable gate array.
    상세보기
  9. Kaptanoglu, Sinan, Block level routing architecture in a field programmable gate array.
    상세보기
  10. Kaptanoglu, Sinan, Block level routing architecture in a field programmable gate array.
    상세보기
  11. Kaptanoglu, Sinan, Block level routing architecture in a field programmable gate array.
    상세보기
  12. Kaptanoglu,Sinan, Block level routing architecture in a field programmable gate array.
    상세보기
  13. Kaptanoglu, Sinan, Block symmetrization in a field programmable gate array.
    상세보기
  14. Kaptanoglu, Sinan, Block symmetrization in a field programmable gate array.
    상세보기
  15. Kaptanoglu, Sinan, Block symmetrization in a field programmable gate array.
    상세보기
  16. Kaptanoglu,Sinan, Block symmetrization in a field programmable gate array.
    상세보기
  17. Kaptanoglu,Sinan, Block symmetrization in a field programmable gate array.
    상세보기
  18. Roe, Steve; Nemecek, Craig, Breakpoint control in an in-circuit emulation system.
    상세보기
  19. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
    상세보기
  20. Kundu, Arunangshu; Fron, Jerome, Carry chain for use between logic modules in a field programmable gate array.
    상세보기
  21. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
    상세보기
  22. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
    상세보기
  23. Synder, Warren; Sullam, Bert, Clock driven dynamic datapath chaining.
    상세보기
  24. Kundu, Arunangshu, Clock tree network in a field programmable gate array.
    상세보기
  25. Kundu, Arunangshu, Clock tree network in a field programmable gate array.
    상세보기
  26. Kundu,Arunangshu, Clock tree network in a field programmable gate array.
    상세보기
  27. Nemecek, Craig, Conditional branching in an in-circuit emulation system.
    상세보기
  28. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
    상세보기
  29. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
    상세보기
  30. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate wide logic functions.
    상세보기
  31. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
    상세보기
  32. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  33. Lacey, Timothy M.; Johnson, David L., Configurable memory for programmable logic circuits.
    상세보기
  34. Timothy M. Lacey ; David L. Johnson, Configurable memory for programmable logic circuits.
    상세보기
  35. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
    상세보기
  36. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  37. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  38. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  39. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  40. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  41. Vorbach, Martin, Data processing system.
    상세보기
  42. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
    상세보기
  43. Pistorius, Erhard Joachim; Hutton, Michael D., Dedicated function block interfacing with general purpose function blocks on integrated circuits.
    상세보기
  44. Plants, William C.; Kundu, Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
    상세보기
  45. Plants, William C.; Kundu, Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
    상세보기
  46. Plants,William C.; Kundu,Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
    상세보기
  47. Plants,William C.; Kundu,Arunangshu, Dedicated input/output first in/first out module for a field programmable gate array.
    상세보기
  48. Plants, William C., Deglitching circuits for a radiation-hardened static random access memory based programmable architecture.
    상세보기
  49. Plants,William C., Deglitching circuits for a radiation-hardened static random access memory based programmable architecture.
    상세보기
  50. Plants,William C., Deglitching circuits for a radiation-hardened static random access memory based programmable architecture.
    상세보기
  51. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
    상세보기
  52. Synder, Warren; Sullam, Bert, Dynamically configurable and re-configurable data path.
    상세보기
  53. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX, Dynamically reconfigurable data processing system.
    상세보기
  54. Lane, Christopher F.; Powell, Giles V.; Yeung, Wayne; Sung, Chiakang; Pedersen, Bruce B., Efficient arrangement of interconnection resources on programmable logic devices.
    상세보기
  55. Lane, Christopher F.; Powell, Giles V.; Yeung, Wayne; Sung, Chiakang; Pedersen, Bruce B., Efficient arrangement of interconnection resources on programmable logic devices.
    상세보기
  56. Ting,Benjamin S.; Pani,Peter M., Efficient integrated circuit layout scheme to implement a scalable switching network used in interconnection fabric.
    상세보기
  57. Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M., Efficient interconnect network for use in FPGA device having variable grain architecture.
    상세보기
  58. Ting, Benjamin S.; Pani, Peter M., Enhanced permutable switching network with multicasting signals for interconnection fabric.
    상세보기
  59. Ting, Benjamin S.; Pani, Peter M., Enhanced permutable switching network with multicasting signals for interconnection fabric.
    상세보기
  60. Nemecek, Craig; Roe, Steve, External interface for event architecture.
    상세보기
  61. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA CLE with two independent carry chains.
    상세보기
  62. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA architecture with offset interconnect lines.
    상세보기
  63. Chaudhary Kamal, FPGA having logic element carry chains capable of generating wide XOR functions.
    상세보기
  64. Bauer Trevor J. ; Young Steven P., FPGA interconnect structure with high-speed high fanout capability.
    상세보기
  65. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA logic cell internal structure including pair of look-up tables.
    상세보기
  66. Young Steven P. ; Bauer Trevor J. ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines.
    상세보기
  67. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA repeatable interconnect structure with hierarchical interconnect lines.
    상세보기
  68. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector clock lines.
    상세보기
  69. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., FPGA structure having main, column and sector reset lines.
    상세보기
  70. Plants, William C., Field programmable gate array architecture including a buffer module and a method of distributing buffer modules in a field programmable gate array.
    상세보기
  71. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array having access to orthogonal and diagonal adjacent neighboring cells.
    상세보기
  72. Furtek Frederick C. ; Mason Martin T. ; Luking Robert B., Field programmable gate array with distributed RAM and increased cell utilization.
    상세보기
  73. Yu, Donald Y.; Kuo, Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
    상세보기
  74. Yu, Donald Y.; Kuo, Wei-Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
    상세보기
  75. Yu,Donald Y.; Kuo,Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
    상세보기
  76. Yu,Donald Y.; Kuo,Wei Min, Field-programmable gate array low voltage differential signaling driver utilizing two complimentary output buffers.
    상세보기
  77. Liu,Tong; Lien,Jung Cheun; Feng,Sheng; Huang,Eddy C.; Sun,Chung Yuan; Liao,Naihui; Xiong,Weidong, Freeway routing system for a gate array.
    상세보기
  78. Pleis, Mathew A; Ogami, Kenneth Y; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
    상세보기
  79. Pleis, Matthew A.; Ogami, Kenneth Y.; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
    상세보기
  80. Anderson, Doug, Graphical user interface with user-selectable list-box.
    상세보기
  81. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
    상세보기
  82. Lewis, David, High speed testing of integrated circuits including resistive elements.
    상세보기
  83. Chan, Caleb; Kapusta, Richard L., Hybrid routing architecture for high density complex programmable logic devices.
    상세보기
  84. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
    상세보기
  85. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  86. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  87. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
    상세보기
  88. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  89. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  90. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  91. Vorbach,Martin; M？nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
    상세보기
  92. Lacey, Timothy M.; Johnson, David L., I/O architecture/cell design for programmable logic device.
    상세보기
  93. Percey Andrew K. ; Bauer Trevor J. ; Young Steven P., Input/output interconnect circuit for FPGAs.
    상세보기
  94. Seguine, Dennis R., Input/output multiplexer bus.
    상세보기
  95. Sequine, Dennis R., Input/output multiplexer bus.
    상세보기
  96. Steven P. Young ; Kamal Chaudhary ; Trevor J. Bauer, Interconnect structure for a programmable logic device.
    상세보기
  97. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., Interconnect structure for a programmable logic device.
    상세보기
  98. Ngai, Tony; Pedersen, Bruce; Shumarayev, Sergey; Schleicher, James; Huang, Wei-Jen; Hutton, Michael; Maruri, Victor; Patel, Rakesh; Kazarian, Peter J.; Leaver, Andrew; Mendel, David W.; Park, Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  99. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Hutton,Michael; Maruri,Victor; Patel,Rakesh; Kazarian,Peter J.; Leaver,Andrew; Mendel,David W.; Park,Jim, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  100. Ngai,Tony; Pedersen,Bruce; Shumarayev,Sergey; Schleicher,James; Huang,Wei Jen; Maruri,Victor; Patel,Rakesh, Interconnection and input/output resources for programmable logic integrated circuit devices.
    상세보기
  101. Pani,Peter M.; Ting,Benjamin S., Interconnection fabric using switching networks in hierarchy.
    상세보기
  102. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
    상세보기
  103. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
    상세보기
  104. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  105. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  106. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  107. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
    상세보기
  108. Chan, Richard, Method and apparatus for a flexible chargepump scheme for field-programmable gate arrays.
    상세보기
  109. McCollum, John, Method and apparatus for bootstrapping a programmable antifuse circuit.
    상세보기
  110. Sun, Chung; Huang, Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
    상세보기
  111. Sun,Chung; Huang,Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
    상세보기
  112. Sun,Chung; Huang,Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
    상세보기
  113. Young Steven P., Method and circuit for operating programmable logic devices during power-up and stand-by modes.
    상세보기
  114. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  115. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  116. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  117. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  118. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  119. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
    상세보기
  120. Vorbach,Martin, Method for debugging reconfigurable architectures.
    상세보기
  121. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
    상세보기
  122. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
    상세보기
  123. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
    상세보기
  124. Perrin, Jon; Seguine, Dennis, Method for parameterizing a user module.
    상세보기
  125. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  126. Vorbach Martin,DEX ; Munch Robert,DEX, Method for the automatic address generation of modules within clusters comprised of a plurality of these modules.
    상세보기
  127. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
    상세보기
  128. May,Frank; N？ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
    상세보기
  129. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
    상세보기
  130. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  131. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
    상세보기
  132. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  133. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  134. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  135. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  136. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  137. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  138. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  139. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  140. Vorbach Martin,DEX ; Munch Robert,DEX, Method of the self-synchronization of configurable elements of a programmable unit.
    상세보기
  141. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  142. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  143. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  144. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
    상세보기
  145. Vorbach, Martin, Methods and devices for treating and/or processing data.
    상세보기
  146. Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Chang Herman M. ; Nguyen Bai ; Tran Giap H., Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources.
    상세보기
  147. Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Chang Herman M. ; Nguyen Bai ; Tran Giap H., Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources.
    상세보기
  148. Agrawal, Om P.; Sharpe-Geisler, Bradley A.; Chang, Herman M.; Nguyen, Bai; Tran, Giap H., Methods for configuring FPGA's having variable grain components for providing time-shared access to interconnect resources.
    상세보기
  149. Lee,Andy L.; McClintock,Cameron; Johnson,Brian; Cliff,Richard; Reddy,Srinivas; Lane,Chris; Leventis,Paul; Betz,Vaughn Timothy; Lewis,David, Methods for designing PLD architectures for flexible placement of IP function blocks.
    상세보기
  150. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
    상세보기
  151. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
    상세보기
  152. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
    상세보기
  153. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
    상세보기
  154. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
    상세보기
  155. Kundu, Arunangshu; Narayanan, Venkatesh; McCollum, John; Plants, William C., Multi-level routing architecture in a field programmable gate array having transmitters and receivers.
    상세보기
  156. Kundu,Arunangshu; Narayanan,Venkatesh; McCollum,John; Plants,William C., Multi-level routing architecture in a field programmable gate array having transmitters and receivers.
    상세보기
  157. Kutz, Harold, Numerical band gap.
    상세보기
  158. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  159. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  160. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  161. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  162. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  163. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Christopher; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  164. Snyder, Warren S.; Mar, Monte, PSOC architecture.
    상세보기
  165. Snyder, Warren; Mar, Monte, PSOC architecture.
    상세보기
  166. Snyder, Warren S.; Mar, Monte, PSoC architecture.
    상세보기
  167. Snyder, Warren S.; Mar, Monte, PSoC architecture.
    상세보기
  168. Sun, Shin Nan; Wong, Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
    상세보기
  169. Sun, Shin-Nan; Wong, Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
    상세보기
  170. Sun,Shin Nan; Wong,Wayne W., Parallel programmable antifuse field programmable gate array device (FPGA) and a method for programming and testing an antifuse FPGA.
    상세보기
  171. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
    상세보기
  172. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  173. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  174. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
    상세보기
  175. Ogami, Kenneth Y., Power management architecture, method and configuration system.
    상세보기
  176. Ogami, Kenneth Y., Power management architecture, method and configuration system.
    상세보기
  177. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
    상세보기
  178. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
    상세보기
  179. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
    상세보기
  180. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
    상세보기
  181. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
    상세보기
  182. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
    상세보기
  183. Gamal Abbas El ; El-Avat Khaled A. ; Mohsen Amr, Programmable interconnect architecture.
    상세보기
  184. Leong William W. (San Francisco CA) Cliff Richard G. (Milpitas CA) McClintock Cameron (Mountain View CA), Programmable logic array device with grouped logic regions and three types of conductors.
    상세보기
  185. Lacey, Timothy M.; Johnson, David L., Programmable logic device.
    상세보기
  186. Kumamoto, Norichika, Programmable logic device and method of controlling clock signal thereof.
    상세보기
  187. Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
    상세보기
  188. James Park ; Wei-Jen Huang ; Tony Ngai ; Bruce B. Pedersen, Programmable logic device with carry look-ahead.
    상세보기
  189. Snyder, Warren, Programmable microcontroller architecture.
    상세보기
  190. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
    상세보기
  191. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
    상세보기
  192. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
    상세보기
  193. Snyder, Warren; Maheshwari, Dinesh; Ogami, Kenneth; Hastings, Mark, Providing hardware independence to automate code generation of processing device firmware.
    상세보기
  194. Vorbach, Martin, Reconfigurable elements.
    상세보기
  195. Vorbach, Martin, Reconfigurable elements.
    상세보기
  196. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
    상세보기
  197. Vorbach,Martin; M？nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
    상세보기
  198. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  199. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  200. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  201. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  202. Vorbach,Martin, Reconfigurable sequencer structure.
    상세보기
  203. Pleis, Matthew A.; Sullam, Bert; Lesher, Todd, Reconfigurable testing system and method.
    상세보기
  204. Kundu, Arunangshu; Sather, Eric; Plants, William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
    상세보기
  205. Kundu, Arunangshu; Sather, Eric; Plants, William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
    상세보기
  206. Kundu,Arunangshu; Sather,Eric; Plants,William C., Repeatable block producing a non-uniform routing architecture in a field programmable gate array having segmented tracks.
    상세보기
  207. Vorbach, Martin; Bretz, Daniel, Router.
    상세보기
  208. Vorbach,Martin; Bretz,Daniel, Router.
    상세보기
  209. Lewis, David, Routing and programming for resistive switch arrays.
    상세보기
  210. Lewis, David, Routing and programming for resistive switch arrays.
    상세보기
  211. Lewis, David, Routing and programming for resistive switch arrays.
    상세보기
  212. Lewis, David M.; Leventis, Paul; Lee, Andy L.; Johnson, Brian D.; Cliff, Richard; Reddy, Srinivas T.; Lane, Christopher F.; McClintock, Cameron R.; Betz, Vaughn; Wysocki, Chris; Marquardt, Alexander , Routing architecture for a programmable logic device.
    상세보기
  213. Lewis, David M.; Leventis, Paul; Lee, Andy L.; Johnson, Brian D.; Cliff, Richard; Reddy, Srinivas T.; Lane, Christopher F.; McClintock, Cameron R.; Betz, Vaughn; Wysocki, Chris; Marquardt, Alexander , Routing architecture for a programmable logic device.
    상세보기
  214. Feng, Sheng; Lien, Jung-Cheun; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui, Routing structures for a tileable field-programmable gate array architecture.
    상세보기
  215. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
    상세보기
  216. Vorbach,Martin; M？nch,Robert, Run-time reconfiguration method for programmable units.
    상세보기
  217. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  218. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  219. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  220. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  221. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  222. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  223. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  224. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  225. Pani, Peter M.; Ting, Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  226. Pani,Peter M.; Ting,Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  227. Pani,Peter M.; Ting,Benjamin S., Scalable non-blocking switching network for programmable logic.
    상세보기
  228. Ichinomiya, Takahiro, Semiconductor integrated circuit, semiconductor integrated circuit control method, and terminal system.
    상세보기
  229. Nemecek, Craig, Sleep and stall in an in-circuit emulation system.
    상세보기
  230. Kapusta, Richard L.; Chan, Caleb, Symmetric logic block input/output scheme.
    상세보기
  231. Elftmann, Daniel; Speers, Theodore; Kundu, Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
    상세보기
  232. Elftmann,Daniel; Speers,Theodore; Kundu,Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
    상세보기
  233. Elftmann,Daniel; Speers,Theodore; Kundu,Arunangshu, Synchronous first-in/first-out block memory for a field programmable gate array.
    상세보기
  234. Rezeanu, Stefan-Cristian, Synchronous memory with a shadow-cycle counter.
    상세보기
  235. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
    상세보기
  236. Anderson, Douglas H.; Ogami, Kenneth Y., System and method for dynamically generating a configuration datasheet.
    상세보기
  237. Lewis, David M.; Betz, Vaughn; Leventis, Paul; Chan, Michael; McClintock, Cameron R.; Lee, Andy L.; Lane, Christopher F.; Reddy, Srinivas T.; Cliff, Richard, System and method for optimizing routing lines in a programmable logic device.
    상세보기
  238. Ogami, Kenneth Y.; Hood, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
    상세보기
  239. Ogami, Kenneth Y.; Hood, III, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
    상세보기
  240. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
    상세보기
  241. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
    상세보기
  242. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, III, Frederick Redding, Techniques for generating microcontroller configuration information.
    상세보기
  243. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
    상세보기
  244. Venkataraman, Garthik; Kutz, Harold; Mar, Monte, Temperature sensor with digital bandgap.
    상세보기
  245. Nguyen Bai ; Agrawal Om P. ; Sharpe-Geisler Bradley A. ; Wong Jack T. ; Chang Herman M. ; Tran Giap H., Tileable and compact layout for super variable grain blocks within FPGA device.
    상세보기
  246. Feng, Sheng; Lien, Jung-Cheun; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui; Xiong, Weidong, Tileable field-programmable gate array architecture.
    상세보기
  247. Feng, Sheng; Lien, Jung-Cheun; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui; Xiong, Weidong, Tileable field-programmable gate array architecture.
    상세보기
  248. Feng,Sheng; Lien,Jung Cheun; Huang,Eddy C.; Sun,Chung Yuan; Liu,Tong; Liao,Naihui; Xiong,Weidong, Tileable field-programmable gate array architecture.
    상세보기
  249. Feng,Sheng; Lien,Jung Cheun; Huang,Eddy C.; Sun,Chung Yuan; Liu,Tong; Liao,Naihui; Xiong,Weidong, Tileable field-programmable gate array architecture.
    상세보기
  250. Feng,Sheng; Lien,Jung Cheun; Huang,Eddy C.; Sun,Chung Yuan; Liu,Tong; Liao,Naihui; Xiong,Weidong, Tileable field-programmable gate array architecture.
    상세보기
  251. Jung-Cheun Lien ; Sheng Feng ; Eddy C. Huang ; Chung-Yuan Sun ; Tong Liu ; Naihui Liao TW, Tileable field-programmable gate array architecture.
    상세보기
  252. Lien, Jung-Cheun; Feng, Sheng; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui, Tileable field-programmable gate array architecture.
    상세보기
  253. Lien, Jung-Cheun; Feng, Sheng; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui, Tileable field-programmable gate array architecture.
    상세보기
  254. Lien,Jung Cheun; Sun,Chung Yuan; Liu,Tong; Zhang,Zili; Feng,Sheng; Huang,Eddy C.; Liao,Naihui, Tileable field-programmable gate array architecture.
    상세보기
  255. Liu, Tong; Lien, Jung-Cheun; Feng, Sheng; Huang, Eddy C.; Sun, Chung-Yuan; Liao, Naihui, Tileable field-programmable gate array architecture.
    상세보기
  256. Kaptanoglu, Sinan, Turn architecture for routing resources in a field programmable gate array.
    상세보기
  257. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
    상세보기
  258. Johnson, Brian D.; Lee, Andy L.; McClintock, Cameron; Powell, Giles V.; Leventis, Paul, Use of dangling partial lines for interfacing in a PLD.
    상세보기
  259. Johnson, Brian D.; Lee, Andy L.; McClintock, Cameron; Powell, Giles V.; Leventis, Paul, Use of dangling partial lines for interfacing in a PLD.
    상세보기
  260. Bryant, Ian; Sun, Chung-Yuan; Feng, Sheng; Lien, Jung-Cheun; Chan, Stephen, User available body scan chain.
    상세보기
  261. Bartz, Manfred; Zhaksilikov, Marat; Anderson, Doug, User interface for efficiently browsing an electronic document using data-driven tabs.
    상세보기
  262. Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Variable grain architecture for FPGA integrated circuits.
    상세보기
  263. Agrawal Om P. ; Chang Herman M. ; Sharpe-Geisler Bradley A. ; Tran Giap H., Variable grain architecture for FPGA integrated circuits.
    상세보기
  264. Sharpe-Geisler Bradley A. ; Tran Giap, Variable sized line driving amplifiers for input/output blocks (IOBs) in FPGA integrated circuits.
    상세보기
  265. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
    상세보기
  266. New Bernard J. ; Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Wide logic gate implemented in an FPGA configurable logic element.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로