$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Electrostatic discharge protection device for integrated circuit 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/62
출원번호 US-0326172 (1994-10-19)
발명자 / 주소
  • Williams Richard K. (Cupertino CA) Hille Peter (Darmstadt DEX) Wrathall Robert G. (Scotts Valley CA)
출원인 / 주소
  • Siliconix incorporated (Santa Clara CA 02)
인용정보 피인용 횟수 : 50  인용 특허 : 0

초록

An electrostatic discharge (ESD) device includes a pair of depletion mode MOSFETs connected drain-to-drain in a series path between an input terminal and an output terminal, the gate of each MOSFET being connected to its source. A first diode having a relatively high breakdown voltage is connected b

대표청구항

An ESD protection circuit comprising an input terminal, an output terminal, two depletion mode MOSFETs connected in series between said input terminal and said output terminal, the source, body and gate of each of said MOSFETs being shorted together, the drains of said MOSFETs being connected togeth

이 특허를 인용한 특허 (50)

  1. Chen, Hsin-Liang; Tu, Shuo-Lun, Bi-directional bipolar junction transistor for high voltage electrostatic discharge protection.
  2. Chen, Hsin-Liang; Tu, Shuo-Lun, Bi-directional bipolar junction transistor for high voltage electrostatic discharge protection.
  3. Hébert, François, Bottom anode Schottky diode structure and method.
  4. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  5. Lee, Jin-Yuan; Lin, Mou-Shiung; Huang, Ching-Cheng, Chip structure and process for forming the same.
  6. Lee,Jin Yuan; Lin,Mou Shiung; Huang,Ching Cheng, Chip structure and process for forming the same.
  7. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Chip structure and process for forming the same.
  8. Lin,Mou Shiung; Lee,Jin Yuan; Huang,Ching Cheng, Chip structure and process for forming the same.
  9. Otake, Seiji; Takeda, Yasuhiro; Miyamoto, Yuta, Circuit including a resistive element, a diode, and a switch and a method of using the same.
  10. Kamiya Hiroshi,JPX, Diode circuit for clamping the signals on a transmission line to a predetermined potential.
  11. Sawahata, Kouichi, ESD protection element.
  12. Cai, Jun; Hua, Guang Ping; Song, Jun; Lo, Keng Foo, ESD protection structure.
  13. Zhan, Rouying; Gill, Chai Ean; Hong, Changsoo; Kaneshiro, Michael H., ESD protection with asymmetrical bipolar-based device.
  14. Riess, Philipp; Feick, Henning; Wendel, Martin, Electronic component and a system and method for producing an electronic component.
  15. Su, Xian-Jun; Lin, Ching-Chung, Electrostatic discharge protection circuit and electronic device using the same.
  16. Crippen Richard E., Electrostatic discharge protection circuit and method.
  17. Luo, Min Yih; Terrill, Kyle; Werres, Chrisoph, Electrostatic discharge protection circuit for integrated circuits.
  18. Jung Hyuck-Chai,KRX, Electrostatic discharge protective circuit for semiconductor device.
  19. Ng Kwok Kwok, Electrostatic protection devices for protecting semiconductor integrated circuitry.
  20. Demirlioglu, Esin Kutlu; Luo, Min-Yih, Floating gate structure with high electrostatic discharge performance.
  21. Zdebel,Peter J.; Dow,Diann Michelle, High energy ESD structure and method.
  22. Vashchenko, Vladislav; Concannon, Ann; Hopper, Peter J.; ter Beek, Marcel, High holding voltage ESD protection structure for BiCMOS technology.
  23. Holberg Douglas R. ; Itani Nadi R. ; Welland David R., High voltage input pad system.
  24. Holberg Douglas R. ; Itani Nadi R. ; Welland David R., High voltage input pad system.
  25. Roberto Sung ; Jau-Wen Chen, Input and power protection circuit implemented in a complementary metal oxide semiconductor process using salicides.
  26. Okamoto Toshiharu,JPX, Input protection circuit having load resistor implemented by p-channel MIS transistor.
  27. Cottin, Denis; Schwartzmann, Thierry; Vildeuil, Jean-Charles; Martinet, Bertrand; Taupin, Sophie; Marin, Mathieu, Integrated circuit comprising a substrate and a resistor.
  28. Hsu Sheng Teng ; Fujii Katsumasa,JPX ; Kawazoe Hidechika,JPX ; Lee Jong Jan, Locos MOS device for ESD protection.
  29. Lin Geeng-Lih,TWX ; Der Ming-Dou,TWX, Method of forming an ESD protection device.
  30. Lin, Mou-Shiung; Chou, Chiu-Ming; Chou, Chien-Kang, Post passivation interconnection schemes on top of the IC chips.
  31. Chang Kun-Zen,TWX ; Lin Ching-Yuan,TWX, Protection device structure for low supply voltage applications.
  32. Tsukanov, Vladimir; Zommer, Nathan, Rugged and fast power MOSFET and IGBT.
  33. Tsukanov, Vladimir; Zommer, Nathan, Rugged and fast power MOSFET and IGBT.
  34. Liu Meng-Hwang,TWX ; Lai Chen-Shang,TWX ; Lu Tao-Cheng,TWX ; Wang Mam-Tsung,TWX, Self protected stacked NMOS with non-silicided region to protect mixed-voltage I/O pad from ESD damage.
  35. Kikuchi, Shuichi; Okawa, Shigeaki; Nakaya, Kiyofumi; Tanaka, Shuji, Semiconductor device.
  36. Mita, Keiji; Tamada, Yasuhiro; Takahashi, Masao; Maruyama, Takao, Semiconductor device.
  37. Sawahata, Kouichi; Sato, Masaharu, Semiconductor device.
  38. Lee, Ming-Chang; Sun, Chung-Tsun; Chang, Chia-Der, Semiconductor device structure and method for forming the same.
  39. Lee, Ming-Chang; Sun, Chung-Tsun; Chang, Chia-Der, Semiconductor device structure and method for forming the same.
  40. Fujii Takeo,JPX ; Narita Kaoru,JPX ; Horiguchi Yoko,JPX, Semiconductor integrated circuit with protection circuit against electrostatic discharge.
  41. Ichikawa, Kenji, Semiconductor integrated device including an electrostatic breakdown protection circuit having uniform electrostatic surge response.
  42. Paul, Amit; Darwish, Mohamed N., Semiconductor on insulator devices containing permanent charge.
  43. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  44. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  45. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  46. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  47. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  48. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  49. Lin, Mou-Shiung, Top layers of metal for high performance IC's.
  50. Chen, Qufei; Xu, Robert; Terrill, Kyle; Pattanayak, Deva, Trench polysilicon diode.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로