$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Data processing system with synchronization coprocessor for multiple threads 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/80
출원번호 US-0185783 (1994-05-31)
국제출원번호 PCT/US92/06150 (1992-07-21)
§371/§102 date 1994May3 (1994May3)
국제공개번호 WO-9302414 (1993-02-04)
발명자 / 주소
  • Papadopoulos Gregory M. (Acton MA) Nikhil Rishiyur S. (Arlington MA) Greiner Robert J. (Chandler AZ) Arvind (Arlington MA)
출원인 / 주소
  • Massachusetts Institute of Technology (Cambridge MA 02)
인용정보 피인용 횟수 : 100  인용 특허 : 0

초록

A multiprocessor system comprises a plurality of processing nodes, each node processing multiple threads of computation. Each node includes a data processor which sequentially processes blocks of code, each block defining a thread of computation. The code includes instructions to send start messages

대표청구항

A data processing system comprising a plurality of processing nodes, each node comprising: a continuation queue which receives continuations which identify operations to be performed with respect to frames of data, the operations identified by the continuations being blocks of code sequences; a mess

이 특허를 인용한 특허 (100)

  1. Alverson, Gail A.; Callahan, II, Charles David; Kahan, Simon H.; Koblenz, Brian D.; Porterfield, Allan; Smith, Burton J., Accessing a collection of data items in a multithreaded environment.
  2. Gilgen, David B.; Tuel, Anthony R., Adaptively processing client requests to a network server.
  3. Gilgen, David B; Tuel, Anthony R, Adaptively processing client requests to a network server.
  4. Pratt Steven L. ; Rafanello Benedict M., Advanced method for checking the integrity of node-based file systems.
  5. Freund Thomas,GBX ; Holdsworth Simon Antony James,GBX ; Houston Iain Stuart Caldwell,GBX, Apparatus and method for dispatching client method calls within a server computer system.
  6. Godtland, Paul LuVerne; Timms, Jr., George David, Apparatus and method for providing simultaneous local and global addressing with hardware address translation.
  7. Beckman, Brian C.; Andrews, Anthony D.; Armanasu, Alexander A., Automatic object caller chain with declarative impersonation and transitive trust.
  8. Brian C. Beckman ; Anthony D. Andrews ; Alexander A. Armanasu, Automatic object caller chain with declarative impersonation and transitive trust.
  9. Kling, Lars-Orjan; Johnson, Sten Edvard; Holmberg, Per Anders; Egeland, Terje, Batch-wise handling of signals in a processing system.
  10. Enokida, Tsutomu, Compiler device and computer-readable recording medium with a compiler recorded therein.
  11. Andrews, Anthony D., Composable roles.
  12. Chopra Gagan ; McCline Matthew Clark ; Helland Patrick James ; Al-Ghosein Mohsen M., Concurrency control of state machines in a computer system using cliques.
  13. Davis, Gordon Taylor; Heddes, Marco C.; Leavens, Ross Boyd; Verplanken, Fabrice Jean, Controller for multiple instruction thread processors.
  14. Davis, Gordon Taylor; Heddes, Marco C.; Leavens, Ross Boyd; Verplanken, Fabrice Jean, Controller for multiple instruction thread processors.
  15. Faanes,Gregory J.; Scott,Steven L.; Lundberg,Eric P.; Moore, Jr.,William T.; Johnson,Timothy J., Decoupled scalar/vector computer architecture system and method.
  16. Scott, Steven L.; Faanes, Gregory J., Decoupling of write address from its associated write data in a store to a shared memory in a multiprocessor system.
  17. Alverson, Gail A.; Callahan, II, Charles David; Kahan, Simon H.; Koblenz, Brian D.; Porterfield, Allan; Smith, Burton J., Detecting access to a memory location in a multithreaded environment.
  18. Dietterich, Daniel J.; Phillips, Robert S.; Carter, John B.; Davis, Scott H.; Frank, Steven J.; Abraham, William, Dynamic directory service.
  19. Alferness Merwin H. ; Caldarale Charles R. ; Johnson David C. ; Johnson David R. ; McBreen James R. ; Ward Wayne D., Enqueue instruction in a system architecture for improved message passing and process synchronization.
  20. Dubey Pradeep Kumar ; Barton Charles Marshall ; Chuang Chiao-Mei ; Lam Linh Hue ; O'Brien John Kevin ; O'Brien Kathryn Mary, Executing speculative parallel instructions threads with forking and inter-thread communication.
  21. Kohn,James R., Indirectly addressed vector load-operate-store method and apparatus.
  22. Phillips,Robert S.; Davis,Scott H.; Dietterich,Daniel J.; Nyman,Scott E.; Porter,David, Internet-based shared file service with native PC client access and semantics.
  23. Phillips,Robert S.; Davis,Scott H.; Dietterich,Daniel J.; Nyman,Scott E.; Porter,David, Internet-based shared file service with native PC client access and semantics and distributed access control.
  24. Ohsawa, Taku; Matsushita, Satoshi, Interprocessor register succession method and device therefor.
  25. Saville Winthrop L. ; Ross Kevin, Interrupt-controlled thread processing.
  26. Brown,Michael Wayne; Garfinkle,Scott E.; Paolini,Michael A.; Wendt,David Mark, Language extension for light weight threading in a JVM.
  27. Scott, Steven L., Latency tolerant distributed shared memory multiprocessor computer.
  28. Thiyagarajan,Murali, Linear instance mapping for query rewrite.
  29. Pautsch, Gregory W.; Pautsch, Adam, Method and apparatus for cooling electronic components.
  30. Kohn, James R., Method and apparatus for indirectly addressed vector load-add-store across multi-processors.
  31. Kohn,James R., Method and apparatus for indirectly addressed vector load-add-store across multi-processors.
  32. Moyer William C. ; Arends John ; Scott Jeffrey W., Method and apparatus for interfacing a processor to a coprocessor.
  33. Moyer,William C.; Arends,John; Scott,Jeffrey W., Method and apparatus for interfacing a processor to a coprocessor.
  34. Bender,Ernest S.; Yee,Chun Kwan K., Method and apparatus for managing thread execution in a multithread application.
  35. Wyatt,David A.; Sreenivas,Aditya, Method and apparatus for synchronizing processing of multiple asynchronous client queues on a graphics controller device.
  36. Carlson, Richard, Method and apparatus for translation lookaside buffers to access a common hardware page walker.
  37. Nguyen Khoa ; Sarkar Vivek, Method and system for generating compact code for the loop unrolling transformation.
  38. Williams Antonty S. ; Mitchell Alexander A. ; Atkinson Robert G. ; Hodges C. Douglas ; Posch Johann ; Wittenberg Craig H., Method and system for multi-threaded processing.
  39. Williams, Antonty S.; Mitchell, Alexander A.; Atkinson, Robert G.; Hodges, C. Douglas; Posch, Johann; Wittenberg, Craig H, Method and system for multi-threaded processing.
  40. Fussell, David K., Method for managing message flow in a multithreaded, message flow environment.
  41. Fussell,David K., Method, apparatus and computer program product for managing message flow in a multithreaded, message flow environment.
  42. Luis F. Stevens, Method, system and computer program product for managing memory in a non-uniform memory access system.
  43. Stevens Luis F., Method, system and computer program product for managing memory in a non-uniform memory access system.
  44. Stevens Luis F., Method, system and computer program product for managing memory in a non-uniform memory access system.
  45. Richardson John L., Method, system and computer program product for profiling thread virtual memory accesses.
  46. Richardson John L. ; Stevens Luis, Method, system, and computer program product for allocating physical memory in a distributed shared memory network.
  47. Stevens Luis F. ; Subramanya Bhanu, Method, system, and computer program product for page replication in a non-uniform memory access system.
  48. Matz,Paul E.; Okita,Glen K.; Chahrouri,Gebran; Butensky,Michael, Methods and apparatus for executing a transaction task within a transaction processing system employing symmetric multiprocessors.
  49. Ohsawa,Taku; Matsushita,Satoshi, Multi-thread executing method and parallel processing system.
  50. Dennis,Jack B.; Sandbote,Sam B., Multi-thread peripheral processing using dedicated peripheral bus.
  51. Helland, Patrick James; Limprecht, Rodney; Al-Ghosein, Mohsen; Reed, David R., Multi-user server application architecture with single-user object tier.
  52. Holmberg, Per Anders; Egeland, Terje; Linnermark, Nils Ola; Strombergson, Karl Oscar Joachim; Carlsson, Magnus, Multiple job signals per processing unit in a multiprocessing system.
  53. Scott,Steven L.; Faanes,Gregory J.; Stephenson,Brick; Moore, Jr.,William T.; Kohn,James R., Multistream processing memory-and barrier-synchronization method and apparatus.
  54. Gosior,Jason; Broughton,Colin; Jacobsen,Phillip; Sobota,John, Multithread embedded processor with input/output capability.
  55. Cismas, Sorin C., Multithreaded data/context flow processing architecture.
  56. Frigo, Matteo; Gheith, Ahmed; Strumpen, Volker, Multithreaded processor architecture with operational latency hiding.
  57. Frigo, Matteo; Gheith, Ahmed; Strumpen, Volker, Multithreaded processor architecture with operational latency hiding.
  58. Osborne Randy B., Network interface having support for allowing remote operations with reply that bypass host computer interaction.
  59. Osborne Randy B., Network interface having support for message processing and an interface to a message coprocessor.
  60. Picazo ; Jr. Jose J. ; Lee Paul Kakul ; Zager Robert P., Network packet switch using shared memory for repeating and bridging packets at media rate.
  61. Davis,Gordon Taylor; Heddes,Marco C.; Leavens,Ross Boyd; Verplanken,Fabrice Jean, Network processor which makes thread execution control decisions based on latency event lengths.
  62. Scott,Steven L.; Dickson,Chris; Reinhardt,Steve, Node translation and protection in a clustered multiprocessor system.
  63. Hinson, Gerald L.; Al-Ghosein, Mohsen; Dumitru, Donald W.; McCrady, Donald J.; Pollack, Seth B.; Swartz, Stephen T., Object connectivity through loosely coupled publish and subscribe events.
  64. Hinson,Gerald L.; Al Ghosein,Mohsen M.; Dumitru,Donald W.; McCrady,Donald J.; Pollack,Seth B.; Swartz,Stephen T., Object connectivity through loosely coupled publish and subscribe events.
  65. Hinson,Gerald L.; Al Ghosein,Mohsen M.; Dumitru,Donald W.; McCrady,Donald J.; Pollack,Seth B.; Swartz,Stephen T., Object connectivity through loosely coupled publish and subscribe events.
  66. Hinson, Gerald L.; McCrady, Donald J.; Swartz, Stephen T., Object connectivity through loosely coupled publish and subscribe events with filtering.
  67. Andrews, Anthony D.; Thatte, Satish R.; Hill, Richard D.; Norlander, Rebecca A.; Armanasu, Alexander A., Object security boundaries.
  68. Anthony D. Andrews ; Satish R. Thatte ; Richard D. Hill ; Rebecca A. Norlander ; Alexander A. Armanasu, Object security boundaries.
  69. Goto Masaru,JPX, One-chip microcomputer including RISC processor and one or more coprocessors having control registers mapped as internal registers for the RISC processor.
  70. Lakhotia, Arun; Karim, Md. Enamul; Walenstein, Andrew, Phylogeny generation.
  71. Dennis, Jack B., Prioritizing resource utilization in multi-thread computing system.
  72. Boudou Alain,FRX ; Derne Henriette,FRX, Process for transferring data between nodes in a multinodal information system.
  73. Georgiou, Christos John; Denneau, Monty Montague, Programmable network protocol handler architecture.
  74. Georgiou,Christos J.; Denneau,Monty M.; Salapura,Valentina; Bunce,Robert M., Programmable network protocol handler architecture.
  75. Dievendorff, Richard; Helland, Patrick J.; Chopra, Gagan; Al Ghosein, Mohsen M., Queued component interface passing for results outflow from queued method invocations.
  76. Richard Dievendorff ; Patrick J. Helland ; Gagan Chopra ; Mohsen Al-Ghosein, Queued method invocations on distributed component applications.
  77. Goto Masaru,JPX, RISC type microprocessor and information processing apparatus.
  78. Scott, Steven L.; Faanes, Gregory J.; Stephenson, Brick; Moore, Jr., William T.; Kohn, James R., Relaxed memory consistency model.
  79. Carter John B. ; Davis Scott H. ; Frank Steven J., Remote access and geographically distributed computers in a globally addressable storage environment.
  80. Scott, Steven L.; Dickson, Chris; Fromm, Eric C.; Anderson, Michael L., Remote address translation in a multiprocessor system.
  81. Scott, Steven L., Remote translation mechanism for a multi-node system.
  82. Sheets, Kitrick; Hastings, Andrew B., Remote translation mechanism for a multinode system.
  83. Alverson,Gail A.; Callahan, II,Charles David; Kahan,Simon H.; Koblenz,Brian D.; Porterfield,Allan; Smith,Burton J., Restricting access to memory in a multithreaded environment.
  84. Klausler, Peter M., Scheduling synchronization of programs running as streams on multiple processors.
  85. Sheets,Kitrick; Williams,Josh; Gettler,Jonathan; Piatz,Steve; Hastings,Andrew B.; Hill,Peter; Bravatto,James G.; Kohn,James R.; Titus,Greg, Scheduling synchronization of programs running as streams on multiple processors.
  86. Sheets, Kitrick, Sharing memory within an application using scalable hardware resources.
  87. Russell,Wilfred G.; Helland,Patrick J.; Hope,Greg; Limprecht,Rodney; Al Ghosein,Mohsen M.; Gray,Jan S., Software component execution management using context objects for tracking externally-defined intrinsic properties of executing software components within an execution environment.
  88. Russell,Wilfred G.; Helland,Patrick James; Hope,Greg; Limprecht,Rodney; Al Ghosein,Mohsen; Gray,Jan Stephen, Software component execution management using context objects for tracking externally-defined intrinsic properties of executing software components within an execution environment.
  89. Davis Scott H. ; Carter John B. ; Frank Steven J. ; Lee Hsin H. ; Dietterich Daniel J., Structured data storage using globally addressable memory.
  90. Shailender Chaudhry ; Marc Tremblay, Supporting multi-dimensional space-time computing through object versioning.
  91. Grohoski,Gregory F.; Olson,Christopher H., Synchronization primitives for flexible scheduling of functional unit operations.
  92. Alverson,Gail A.; Callahan, II,Charles David; Kahan,Simon H.; Koblenz,Brian D.; Porterfield,Allan; Smith,Burton J., Synchronization techniques in a multithreaded environment.
  93. McCue, Kevin C., System and method for dynamic allocation of software resources.
  94. Harpur, Liam; O'Sullivan, Patrick J.; Stern, Edith H.; Willner, Barry E., System and method for motivating delayed responses to messages.
  95. McCormick, Jr., James Earl, System and method for out-of-order prefetch instructions in an in-order pipeline.
  96. Faanes, Gregory J.; Lundberg, Eric P.; Scott, Steven L.; Baird, Robert J., System and method for processing memory instructions using a forced order queue.
  97. Carter John B. ; Davis Scott H. ; Dietterich Daniel J. ; Frank Steven J. ; Phillips Robert S. ; Woods John ; Porter David ; Lee Hsin H., System and method for providing highly available data storage using globally addressable memory.
  98. Joy William N., System and method for space efficient object locking using global and local locks.
  99. Dice David ; Mann Ronald J. ; Vandette Robert G., System and method for synchronizing access to shared variables in a virtual machine in a digital computer system.
  100. Tuel, Jr., William G.; Govindaraju, Rama K., Thread dispatcher for multi-threaded communication library.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로