$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Programmable mixed-mode integrated circuit architecture 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/173
출원번호 US-0176731 (1994-01-03)
발명자 / 주소
  • Hastings Roy A. (Allen TX) Neale Todd M. (Carrollton TX) Whitney Brad (Anaheim CA)
출원인 / 주소
  • Texas Instruments Incorporated (Dallas TX 02)
인용정보 피인용 횟수 : 283  인용 특허 : 4

초록

A programmable mixed-mode circuit (180) has both digital (215,217) and analog (120,120′,120″) circuit portions. The digital portion (215,217) is provided by programmable digital logic. The analog portion (120,120′,120″) has a variety of analog circuits, including voltage references (218), high-speed

대표청구항

A programmable device fabricated on a single semiconductor chip, comprising: a circuit having programmable distal logic states; at least one configurable analog circuit having an input and an output; and circuitry for selectively configuring the at least one analog circuit in accordance with the pro

이 특허에 인용된 특허 (4)

  1. Chiriatti Antonio (Reggio Calabria ITX), Field programmable logic and analogic integrated circuit.
  2. Sako Norimitsu (Chiba JPX), Integrated circuit and gate array.
  3. Austin Kenneth (Northwich GB2), Integrated circuit for analogue system.
  4. El-Ayat Khaled A. (Cupertino CA), Mixed mode analog/digital programmable interconnect architecture.

이 특허를 인용한 특허 (283)

  1. Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen, Adder-rounder circuitry for specialized processing block in programmable logic device.
  2. Madurawe,Raminda Udaya, Alterable application specific integrated circuit (ASIC).
  3. Madurawe,Raminda Udaya, Alterable application specific integrated circuit (ASIC).
  4. Williams, Timothy; Wright, David G.; Kutz, Harold; Thiagarajan, Eashwar; Snyder, Warren; Hastings, Mark E., Analog bus sharing using transmission gates.
  5. Langhammer, Martin, Angular range reduction in an integrated circuit device.
  6. Kao,Oliver C., Apparatus and method for implementing an analog-to-digital converter in programmable logic devices.
  7. Mar, Monte, Apparatus and method for programmable power management in a programmable analog circuit block.
  8. Sullam,Bert, Architecture for synchronizing and resetting clock signals supplied to multiple programmable analog blocks.
  9. Madurawe, Raminda U.; White, Thomas H., Automated metal pattern generation for integrated circuits.
  10. Sullam, Bert; Kutz, Harold; Mar, Monte; Thiagaragen, Eashwar; Williams, Timothy; Wright, David G., Autonomous control in a programmable system.
  11. Cho,Yoon Jay; Son,Il Hun; Byeon,Jae Il, Bidirectional high voltage switching device and energy recovery circuit having the same.
  12. Madurawe, Raminda Udaya, Bit stream compatible FPGA to MPGA conversions.
  13. Roe, Steve; Nemecek, Craig, Breakpoint control in an in-circuit emulation system.
  14. Theodoseau Philip, Burn-in signal pattern generator.
  15. Williams, Timothy J.; Kutz, Harold; Wright, David G.; Thiagarajan, Eashwar; Snyder, Warren S.; Hastings, Mark E., Bus sharing scheme.
  16. Williams, Timothy J.; Wright, David G.; Kutz, Harold; Thiagarajan, Eashwar; Snyder, Warren S.; Hastings, Mark E, Bus sharing scheme.
  17. Langhammer, Martin, Calculation of trigonometric functions in an integrated circuit device.
  18. Langhammer, Martin, Calculation of trigonometric functions in an integrated circuit device.
  19. Langhammer, Martin, Calculation of trigonometric functions in an integrated circuit device.
  20. Langhammer, Martin, Calculation of trigonometric functions in an integrated circuit device.
  21. Wright, David G.; Williams, Timothy J., Circuit and method for improving the accuracy of a crystal-less oscillator having dual-frequency modes.
  22. Synder, Warren; Sullam, Bert, Clock driven dynamic datapath chaining.
  23. Sun, Shin Nan; Zhu, Limin; Speers, Theodore; Bakker, Gregory, Clock-generator architecture for a programmable-logic-based system on a chip.
  24. Sun,Shin Nan; Zhu,Limin; Speers,Theodore; Bakker,Gregory, Clock-generator architecture for a programmable-logic-based system on a chip.
  25. Langhammer, Martin, Combined adder and pre-adder for high-radix multiplier circuit.
  26. Kutz, Harold M.; Williams, Timothy John; Sullam, Bert S.; Snyder, Warren S.; Shutt, James H.; Byrkett, Bruce E.; Mar, Monte; Thiagarajan, Eashwar; Kohagen, Nathan Wayne; Wright, David G.; Hastings, Mark E; Seguine, Dennis R., Combined analog architecture and functionality in a mixed-signal array.
  27. Langhammer, Martin, Combined floating point adder and subtractor.
  28. Mauer, Volker, Combined interpolation and decimation filter for programmable logic device.
  29. Langhammer, Martin, Computing floating-point polynomials in an integrated circuit device.
  30. Langhammer, Martin; Pasca, Bogdan, Computing floating-point polynomials in an integrated circuit device.
  31. Nemecek, Craig, Conditional branching in an in-circuit emulation system.
  32. Alley, Daniel Milton; Xu, Ye, Configurable analog input circuit.
  33. Darmawaskita, Hartono; Eagar, Layton, Configurable operational amplifier as a microcontroller peripheral.
  34. Madurawe,Raminda Udaya, Configuration circuits for programmable logic devices.
  35. Madurawe,Raminda Udaya, Configuration circuits for three dimensional programmable logic devices.
  36. Best, Andrew; Ogami, Kenneth; Zhaksilikov, Marat, Configuration of programmable IC design elements.
  37. Langhammer, Martin, Configuring a programmable integrated circuit device to perform matrix multiplication.
  38. Langhammer, Martin, Configuring floating point operations in a programmable device.
  39. Langhammer, Martin, Configuring floating point operations in a programmable logic device.
  40. Easwaran, Sri N.; Hehemann, Ingo, Current limited voltage source with wide input current range.
  41. Cranford, Jr., Hayden Clay; Rizzo, Raymond Paul, DAC/Driver waveform generator with phase lock rise time control.
  42. Leung, Wai-Bor; Lui, Henry Y., DSP block for implementing large multiplier on a programmable integrated circuit device.
  43. Cranford ; Jr. Hayden Clay ; Rizzo Raymond Paul, Delay circuit arrangement for use in a DAC/driver waveform generator with phase lock rise time control.
  44. Langhammer,Martin; Starr,Gregory; Hwang,Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
  45. Langhammer,Martin; Starr,Gregory; Hwang,Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
  46. Demirsoy, Suleyman Sirri; Yi, Hyun, Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering.
  47. Demirsoy, Suleyman Sirri; Yi, Hyun, Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering.
  48. Demirsoy, Suleyman; Yi, Hyun, Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering.
  49. Langhammer, Martin, Digital signal processing circuitry with redundancy and ability to support larger multipliers.
  50. Langhammer, Martin; Lin, Yi-Wen; Streicher, Keone, Digital signal processing circuitry with redundancy and bidirectional data paths.
  51. Langhammer, Martin, Discrete Fourier Transform in an integrated circuit device.
  52. Langhammer, Martin, Double-clocked specialized processing block in an integrated circuit device.
  53. Pleis,Matthew A.; Ogami,Kenneth Y., Dynamic reconfiguration interrupt system and method.
  54. Synder, Warren; Sullam, Bert, Dynamically configurable and re-configurable data path.
  55. Sullam, Bert; Kutz, Harold; Williams, Timothy; Shutt, James; Byrkett, Bruce E.; Richmond, Melany Ann; Kohagen, Nathan; Hastings, Mark; Thiagarajan, Eashwar; Snyder, Warren, Dynamically reconfigurable analog routing circuits and methods for system on a chip.
  56. Bakker, Gregory, ESD protection structure for I/O pad subject to both positive and negative voltages.
  57. Bakker,Gregory, ESD protection structure for I/O pad subject to both positive and negative voltages.
  58. Fonderie, Maarten Jeroen, Efficient power regulation for class-E amplifiers.
  59. Rohm Peter,DEX ; Leteinturier Patrick,DEX, Electrical control device with configurable control modules.
  60. Beal Samuel W. ; Kaptonoglu Sinan ; Lien Jung-Cheun ; Shu William ; Chan King W. ; Plants William C., Enhanced field programmable gate array.
  61. Nemecek, Craig; Roe, Steve, External interface for event architecture.
  62. David Latham Grundy GB, Field programmable analogue processor.
  63. Madurawe, Raminda U., Field programmable gate array with convertibility to application specific integrated circuit.
  64. John E. McGowan, Field programmable gate array with mask programmed input and output buffers.
  65. McGowan John E., Field programmable gate array with mask programmed input and output buffers.
  66. Schmitt,Regina; Wagner,Peter, Flowchart programming for industrial controllers, in particular motion controllers.
  67. Pleis, Matthew A.; Ogami, Kenneth Y.; Zhaksilikov, Marat, Graphical user interface for dynamically reconfiguring a programmable device.
  68. Anderson, Doug, Graphical user interface with user-selectable list-box.
  69. Doy, Tony, Headphone driver/charge pump combination.
  70. Wilt, Nicholas; Gray, Scott; Fletcher, Mitch, High integrity data bus fault detection using multiple signal components.
  71. Chou, Shin-I, High-rate interpolation or decimation filter in integrated circuit device.
  72. Piasecki, Douglas S.; Storvik, II, Alvin C., IC with digital and analog circuits and mixed signal I/O pins.
  73. Langhammer, Martin, Implementing division in a programmable integrated circuit device.
  74. Langhammer, Martin, Implementing large multipliers in a programmable integrated circuit device.
  75. Langhammer, Martin, Implementing mixed-precision floating-point operations in a programmable integrated circuit device.
  76. Langhammer, Martin, Implementing multipliers in a programmable integrated circuit device.
  77. Nemecek, Craig; Roe, Steve, In-circuit emulator and pod synchronized boot.
  78. Galecki Steven M. ; Hopsecger Edward C. ; Goforth Frank J., Industrial control systems having input/output circuits with programmable input/output characteristics.
  79. Hopsecger Edward C., Industrial control systems having input/output circuits with programmable input/output characteristics.
  80. Hopsecger Edward C., Industrial control systems having input/output circuits with programmable input/output characteristics.
  81. Chester Anthony J.,GBX, Input buffer.
  82. Hammer, Josef; Nagy, Peter; Grzonka, Holger; Bluemel, Rolf, Input method for programming industrial controllers.
  83. Seguine, Dennis R., Input/output multiplexer bus.
  84. Sequine, Dennis R., Input/output multiplexer bus.
  85. Zhu, Limin; Speers, Theodore; Bakker, Gregory, Integrated circuit device having state-saving and initialization feature.
  86. Zhu,Limin; Speers,Theodore; Bakker,Gregory, Integrated circuit device having state-saving and initialization feature.
  87. Balasubramanian, Rabindranath; Kolkind, Kurt; Bakker, Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  88. Balasubramanian,Rabindranath; Kolkind,Kurt; Bakker,Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  89. Balasubramanian,Rabindranath; Kolkind,Kurt; Bakker,Gregory, Integrated circuit including programmable logic and external-device chip-enable override control.
  90. Madurawe,Raminda Udaya, Integrated circuits with RAM and ROM fabrication options.
  91. Doy,Tony, Integrated direct drive inductor means enabled headphone amplifier.
  92. Bakker,Gregory; Balasubramanian,Rabindranath, Integrated multi-function analog circuit including voltage, current, and temperature monitor and gate-driver circuit blocks.
  93. Bakker,Gregory; Balasubramanian,Rabindranath, Integrated multi-function analog circuit including voltage, current, and temperature monitor and gate-driver circuit blocks.
  94. Madurawe, Raminda Udaya, Interconnect structures for metal configurable integrated circuits.
  95. Strittmatter,Daniel, Internal bias measure with onboard ADC for electronic devices.
  96. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
  97. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
  98. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
  99. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
  100. Madurawe, Raminda Udaya; Suaris, Peter Ramyalal; White, Thomas Henry, MPGA products based on a prototype FPGA.
  101. Madurawe, Raminda Udaya; Suaris, Peter Ramyalal; White, Thomas Henry, MPGA products based on a prototype FPGA.
  102. Langhammer, Martin, Matrix decomposition in an integrated circuit device.
  103. Kurtz, Brian L., Matrix operations in an integrated circuit device.
  104. Langhammer, Martin, Matrix operations in an integrated circuit device.
  105. Madurawe, Raminda Udaya, Memory for metal configurable integrated circuits.
  106. Madurawe, Raminda Udaya, Metal configurable integrated circuits.
  107. Totman,Peter D.; Everton,Randy L.; Egget,Mark R.; Macon,David J., Method and apparatus for detecting and determining event characteristics with reduced data collection.
  108. Nelson Jeffrey J. ; O'Donnell Michael E., Method and apparatus for measuring traffic within a switch.
  109. Hall Jerald N., Method and apparatus for the non-invasive testing of printed circuit board assemblies.
  110. Hall Jerald N., Method and apparatus for verifying the installation of strapping devices on a circuit board assembly.
  111. Sullam, Bert, Method and circuit for allowing a microprocessor to change its operating frequency on-the-fly.
  112. Sullam, Bert; Kutz, Harold; Mar, Monte, Method and circuit for synchronizing a write operation between an on-chip microprocessor and an on-chip programmable analog device operating at different frequencies.
  113. Snyder, Warren; Rouse, Mark, Method and system for programming a memory device.
  114. Mauer, Volker; Demirsoy, Suleyman Sirri, Method for configuring a finite impulse response filter in a programmable logic device.
  115. Schmitt,Regina; Wagner,Peter, Method for debugging flowchart programs for industrial controllers.
  116. Kutz, Harold; Snyder, Warren, Method for efficient supply of power to a microcontroller.
  117. Perrin, Jon; Seguine, Dennis, Method for parameterizing a user module.
  118. Mitchem, W. Jeffrey; O'Donnell, Michael E., Method for scoring queued frames for selective transmission through a switch.
  119. Mitchem,W. Jeffrey; O'Donnell,Michael E., Method for scoring queued frames for selective transmission through a switch.
  120. Buffet, Patrick H.; Lussier, Craig; Natonio, Joseph, Method for specifying, identifying, selecting or verifying differential signal pairs on IC packages.
  121. Sullam, Bert, Method for synchronizing and resetting clock signals supplied to multiple programmable analog blocks.
  122. Jenkins ; IV. Jesse H. ; Seltzer Jeffrey H. ; Curd Derek R., Method of minimizing power use in programmable logic devices.
  123. Stephan Bradl DE; Oliver Gehring DE; Olaf Heitzsch DE, Method, system and method of using a component for setting the electrical characteristics of microelectronic circuit configurations.
  124. Madurawe,Raminda Udaya, Methods for fabricating fuse programmable three dimensional integrated circuits.
  125. Madurawe,Raminda Udaya, Methods for fabricating three dimensional integrated circuits.
  126. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  127. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  128. Snyder, Warren S.; Mar, Monte, Microcontroller programmable system on a chip.
  129. Snyder, Warren, Microcontroller programmable system on a chip with programmable interconnect.
  130. Snyder, Warren S, Microcontroller programmable system on a chip with programmable interconnect.
  131. Snyder, Warren S., Microcontroller programmable system on a chip with programmable interconnect.
  132. McDonald, John; Pearson, Jon; Ogami, Kenneth; Anderson, Doug, Model for a hardware device-independent method of defining embedded firmware for programmable systems.
  133. McDonald, John; Pearson, Jon; Ogami, Kenneth; Anderson, Doug, Model for a hardware device-independent method of defining embedded firmware for programmable systems.
  134. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun, Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry.
  135. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun, Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry.
  136. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun, Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry.
  137. Langhammer, Martin, Multi-operand floating point operations in a programmable integrated circuit device.
  138. Madurawe,Raminda Udaya, Multi-port memory devices.
  139. Madurawe, Raminda Udaya, Multi-port thin-film memory devices.
  140. Klein, Hans; Johal, Jaskarn; Kutz, Harold; Vanitegem, Jean-Paul, Multifunctional configurable analog circuit block, methods, and integrated circuit devices having the same.
  141. Kutz, Harold; Mar, Monte; Snyder, Warren, Multiple use of microcontroller pad.
  142. Langhammer, Martin, Multiple-precision processing block in a programmable integrated circuit device.
  143. Choe, Kok Heng; Ngai, Tony K; Lui, Henry Y., Multiplier-accumulator circuitry and methods.
  144. Wiley, George Alan; Raskin, Glenn; Lee, Chulkyu, N-phase phase and polarity encoded serial interface.
  145. Wiley, George Alan; Raskin, Glenn; Lee, Chulkyu, N-phase phase and polarity encoded serial interface.
  146. Wiley, George Alan; Raskin, Glenn; Lee, Chulkyu, N-phase phase and polarity encoded serial interface.
  147. Wiley, George Alan; Raskin, Glenn D., N-phase polarity data transfer.
  148. Wiley, George Alan; Raskin, Glenn D., N-phase polarity data transfer.
  149. Wiley, George A.; Raskin, Glenn D.; Lee, Chulkyu, N-phase polarity output pin mode multiplexer.
  150. Wiley, George Alan; Raskin, Glenn D.; Lee, Chulkyu, N-phase polarity output pin mode multiplexer.
  151. Cranford, Jr.,Hayden Clay; Rizzo,Raymond Paul, Network interface card (NIC) with phase lock rise time control generating circuit.
  152. Speers, Theodore; Zhu, Limin; Kolkind, Kurt; Bakker, Gregory, Non-volatile memory architecture for programmable-logic-based system on a chip.
  153. Speers,Theodore; Zhu,Limin; Kolkind,Kurt; Bakker,Gregory, Non-volatile memory architecture for programmable-logic-based system on a chip.
  154. Langhammer, Martin, Normalization of floating point operations in a programmable integrated circuit device.
  155. Langhammer, Martin, Normalization of floating point operations in a programmable integrated circuit device.
  156. Kutz, Harold, Numerical band gap.
  157. Kusuda, Yoshinori; Coln, Michael; Carreau, Gary, Opportunistic timing control in mixed-signal system-on-chip designs.
  158. Snyder, Warren S.; Mar, Monte, PSOC architecture.
  159. Snyder, Warren; Mar, Monte, PSOC architecture.
  160. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  161. Snyder, Warren S.; Mar, Monte, PSoC architecture.
  162. Madurawe, Raminda Udaya, Pad invariant FPGA and ASIC devices.
  163. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  164. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  165. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  166. Madurawe, Raminda Udaya, Pads and pin-outs in three dimensional integrated circuits.
  167. Burkland, William Andrew; Garcia, Adolfo A., Parallel analog and digital timers in power controller circuit breaker.
  168. Mauer, Volker; Langhammer, Martin, Pipelined systolic finite impulse response filter.
  169. Langhammer, Martin, Polynomial calculations optimized for programmable integrated circuit device structures.
  170. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  171. Ogami, Kenneth Y., Power management architecture, method and configuration system.
  172. Bakker,Gregory, Power-up and power-down circuit for system-on-a-chip integrated circuit.
  173. Birkner, John; Shankar, Kapil; Cheung, Herman; Crotty, Patrick J.; Ghoman, Ranajit, Programmable analog and digital input/output for power application.
  174. Langhammer, Martin, Programmable device using fixed and configurable logic to implement floating-point rounding.
  175. Langhammer, Martin, Programmable device using fixed and configurable logic to implement recursive trees.
  176. Mauer, Volker; Langhammer, Martin, Programmable device with specialized multiplier blocks.
  177. Madurawe,Raminda Udaya, Programmable devices with convertibility to customizable devices.
  178. Piasecki, Douglas S.; Storvik II, Alvin C., Programmable driver for an I/O pin of an integrated circuit.
  179. Piasecki, Douglas S.; Storvik, II, Alvin C., Programmable driver for an I/O pin of an integrated circuit.
  180. Piasecki,Douglas S.; Storvik, II,Alvin C., Programmable driver for an I/O pin of an integrated circuit.
  181. Williams, Timothy J.; Wright, David G.; Verge, Gregory J.; Byrkett, Bruce E., Programmable input/output circuit.
  182. Williams, Timothy John; Wright, David G.; Verge, Gregory John; Byrkett, Bruce E., Programmable input/output circuit.
  183. Williams, Timothy John; Wright, David G.; Verge, Gregory John; Byrkett, Bruce E., Programmable input/output circuit.
  184. Madurawe, Raminda Udaya, Programmable interconnect structures.
  185. Dorairaj, Nij, Programmable latch based multiplier.
  186. Madurawe, Raminda; Dorairaj, Nij, Programmable logic based latches and shift registers.
  187. Madurawe, Raminda; Dorairaj, Nij, Programmable logic based latches and shift registers.
  188. Madurawe,Raminda Udaya, Programmable logic devices comprising time multiplexed programmable interconnect.
  189. Snyder, Warren, Programmable microcontroller architecture.
  190. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  191. Snyder, Warren; Mar, Monte, Programmable microcontroller architecture(mixed analog/digital).
  192. Hematy, Arman; Mason, Martin; Haubursin, Pierre; Chan, Patrick, Programmable mixed-signal input/output (IO).
  193. Thiagarajan, Eashwar; Sivadasan, Mohandas Palatholmana; Rohilla, Gajender; Kutz, Harold; Mar, Monte, Programmable sigma-delta analog-to-digital converter.
  194. Madurawe, Raminda U., Programmable structured arrays.
  195. Madurawe, Raminda Udaya, Programmable structured arrays.
  196. Madurawe, Raminda Udaya, Programmable structured arrays.
  197. Madurawe, Raminda Udaya, Programmable structured arrays.
  198. Madurawe,Raminda Udaya, Programmable structured arrays.
  199. Bakker, Greg; El Ayat, Khaled; Speers, Theodore; Zhu, Limin; Schubert, Brian; Balasubramanian, Rabindranath; Kolkind, Kurt; Barraza, Thomas; Narayanan, Venkatesh; McCollum, John; Plants, William C., Programmable system on a chip.
  200. Bakker,Greg; El Ayat,Khaled; Speers,Theodore; Zhu,Limin; Schubert,Brian; Balasubramanian,Rabindranath; Kolkind,Kurt; Barraza,Thomas; Narayanan,Venkatesh; McCollum,John; Plants,William C., Programmable system on a chip.
  201. Bakker,Greg; El Ayat,Khaled; Speers,Theodore; Zhu,Limin; Schubert,Brian; Balasubramanian,Rabindranath; Kolkind,Kurt; Barraza,Thomas; Narayanan,Venkatesh; McCollum,John; Plants,William C., Programmable system on a chip.
  202. Balasubramanian, Rabindranath; Bakker, Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  203. Balasubramanian,Rabindranath; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  204. Balasubramanian,Rabindranath; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  205. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  206. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  207. Balasubramanian,Rabindranth; Bakker,Gregory, Programmable system on a chip for power-supply voltage and current monitoring and control.
  208. Balasubramanian, Rabindranath; Zhu, Limin; Bakker, Gregory, Programmable system on a chip for temperature monitoring and control.
  209. Balasubramanian,Rabindranath; Zhu,Limin; Bakker,Gregory, Programmable system on a chip for temperature monitoring and control.
  210. Balasubramanian,Rabindranath; Zhu,Limin; Bakker,Gregory, Programmable system on a chip for temperature monitoring and control.
  211. Muthukumaraswamy Kumaraguru ; Rostoker Michael D., Programmable-value on-chip passive components for integrated circuit (IC) chips, and systems utilizing same.
  212. Mar, Monte; Snyder, Warren, Programming methodology and architecture for a programmable analog system.
  213. Snyder, Warren; Maheshwari, Dinesh; Ogami, Kenneth; Hastings, Mark, Providing hardware independence to automate code generation of processing device firmware.
  214. Langhammer, Martin, QR decomposition in an integrated circuit device.
  215. Mauer, Volker, QR decomposition in an integrated circuit device.
  216. Nazarian,Hagop A., Re-configurable mixed-mode integrated circuit architecture.
  217. Fletcher, Mitch; Sloat, Jef; Gregg, Michael R., Re-configurable multi-purpose digital interface.
  218. Austin H. Lesea, Realizing analog-to-digital converter on a digital programmable integrated circuit.
  219. Lesea Austin H., Realizing analog-to-digital converter on a digital programmable integrated circuit.
  220. Pleis, Matthew A.; Sullam, Bert; Lesher, Todd, Reconfigurable testing system and method.
  221. Huynh, Thong Anthony, Reverse current limit protection for active clamp converters.
  222. Plants, William C., SRAM cell controlled by flash memory cell.
  223. Heckenbach, Terry A., Self-configuring output circuit and method.
  224. Madurawe, Raminda Udaya, Semiconductor devices fabricated with different processing options.
  225. Madurawe,Raminda Udaya, Semiconductor devices fabricated with different processing options.
  226. Doy, Tony; Koo, Ronald, Single supply direct drive amplifier.
  227. Doy, Tony, Single supply headphone driver/charge pump combination.
  228. Doy,Tony, Single supply headphone driver/charge pump combination.
  229. Nemecek, Craig, Sleep and stall in an in-circuit emulation system.
  230. Langhammer, Martin; Dhanoa, Kulwinder, Solving linear matrices in an integrated circuit device.
  231. Langhammer, Martin, Specialized processing block for implementing floating-point multiplier with subnormal operation support.
  232. Xu, Lei; Mauer, Volker; Perry, Steven, Specialized processing block for programmable integrated circuit device.
  233. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Lin, Yi-Wen, Specialized processing block for programmable logic device.
  234. Langhammer, Martin; Lee, Kwan Yee Martin; Azgomi, Orang; Streicher, Keone; Pelt, Robert L., Specialized processing block for programmable logic device.
  235. Langhammer, Martin; Lee, Kwan Yee Martin; Nguyen, Triet M.; Streicher, Keone; Azgomi, Orang, Specialized processing block for programmable logic device.
  236. Lee, Kwan Yee Martin; Langhammer, Martin; Lin, Yi-Wen; Nguyen, Triet M., Specialized processing block for programmable logic device.
  237. Lee, Kwan Yee Martin; Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen, Specialized processing block for programmable logic device.
  238. Langhammer, Martin, Specialized processing block with fixed- and floating-point structures.
  239. Ogami, Kenneth; Best, Andrew; Zhaksilikov, Marat, System and method for controlling a target device.
  240. Anderson, Douglas H.; Ogami, Kenneth Y., System and method for dynamically generating a configuration datasheet.
  241. Ogami, Kenneth Y.; Hood, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  242. Ogami, Kenneth Y.; Hood, III, Frederick R., System and method for performing next placements and pruning of disallowed placements for programming an integrated circuit.
  243. Sullam, Bert; Kutz, Harold, System and method of providing a programmable clock architecture for an advanced microcontroller.
  244. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  245. Sullam, Bert; Snyder, Warren; Mohammed, Haneef, System level interconnect with programmable switching.
  246. Ogami, Kenneth Y., System providing automatic source code generation for personalization and parameterization of user modules.
  247. Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  248. Balasubramanian,Rabindranath; Zhu,Limin; Speers,Theodore; Bakker,Gregory, System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  249. , System-on-a-chip integrated circuit including dual-function analog and digital inputs.
  250. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, III, Frederick Redding, Techniques for generating microcontroller configuration information.
  251. Ogami, Kenneth Y.; Anderson, Doug; Pleis, Matthew; Hood, Rick, Techniques for generating microcontroller configuration information.
  252. Venkataraman, Garthik; Kutz, Harold; Mar, Monte, Temperature sensor with digital bandgap.
  253. Olson Erlend, Test bus circuit and associated method.
  254. Olson, Erlend, Test bus circuit and associated method.
  255. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  256. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  257. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  258. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  259. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  260. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  261. Madurawe, Raminda Udaya, Three dimensional integrated circuits.
  262. Madurawe,Raminda Udaya, Three dimensional integrated circuits.
  263. Madurawe,Raminda Udaya, Three dimensional integrated circuits.
  264. Madurawe,Raminda Udaya, Three dimensional integrated circuits.
  265. Wiley, George Alan, Three phase and polarity encoded serial interface.
  266. Wiley, George Alan, Three phase and polarity encoded serial interface.
  267. Wiley, George Alan, Three phase and polarity encoded serial interface.
  268. Wiley, George Alan, Three phase and polarity encoded serial interface.
  269. Wiley, George Alan, Three-phase-polarity safe reverse link shutdown.
  270. Madurawe, Raminda, Timing exact design conversions from FPGA to ASIC.
  271. Madurawe, Raminda Udaya, Timing exact design conversions from FPGA to ASIC.
  272. Madurawe,Raminda Udaya, Timing exact design conversions from FPGA to ASIC.
  273. Beard, Paul; Woodings, Ryan Winfield, Touch wake for electronic devices.
  274. Sasaki, Yoshikazu; Hashimoto, Tetsuro; Yamamoto, Isao, Under voltage lock out circuit and method.
  275. Sasaki,Yoshikazu; Hashimoto,Tetsuro; Yamamoto,Isao, Under voltage lock out circuit and method.
  276. Snyder, Warren; Sullam, Bert; Mohammed, Haneef, Universal digital block interconnection and channel routing.
  277. Fletcher, Mitch; Kreider, Thom; Wilt, Nicholas, Universal functionality module.
  278. Bartz, Manfred; Zhaksilikov, Marat; Anderson, Doug, User interface for efficiently browsing an electronic document using data-driven tabs.
  279. Dorairaj, Nij, Using programmable latch to implement logic.
  280. Sivadasan, Mohandas Palatholmana; Rohilla, Gajendar, Voltage controlled oscillator delay cell and method.
  281. Zhang, Wenfeng; Zhang, Qi, Voltage regulator.
  282. Bakker,Gregory, Voltage-and temperature-compensated RC oscillator circuit.
  283. Bakker,Gregory, Voltage-and temperature-compensated RC oscillator circuit.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로