$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Computer system and method using functional memory 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-013/00
출원번호 US-0290027 (1994-08-12)
발명자 / 주소
  • Halverson
  • Jr. Richard P. (Honolulu HI) Lew Art Y. (Honolulu HI)
출원인 / 주소
  • University of Hawaii (Honolulu HI 02)
인용정보 피인용 횟수 : 144  인용 특허 : 0

초록 ▼

A computer system has a central processing unit and a functional memory coupled to the central processing unit\s memory access circuitry. The functional memory includes random access memory circuitry connected in parallel with field programmable gate array circuitry. The field programmable gate arra

대표청구항 ▼

A computer system comprising: a central processing unit, including memory access circuitry for asserting memory addresses and for writing and reading data to and from memory devices at asserted memory addresses; a functional memory coupled to the central processing unit\s memory access circuitry, sa

이 특허를 인용한 특허 (144)

  1. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi, Apparatus for testing an interconnecting logic fabric.
    상세보기
  2. Gropper, Robert L., Auto update utility for digital address books.
    상세보기
  3. Gropper,Robert L., Auto update utility for digital address books.
    상세보기
  4. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
    상세보기
  5. Gropper, Robert L., Business card and contact management system.
    상세보기
  6. Gropper, Robert L., Business card and contact management system.
    상세보기
  7. Kryzak,Joseph Neil; Hoelscher,Aaron J.; Rock,Thomas E., Channel bonding of a plurality of multi-gigabit transceivers.
    상세보기
  8. Vorbach, Martin, Chip including memory element storing higher level memory data on a page by page basis.
    상세보기
  9. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
    상세보기
  10. McGarry, John, Conditional cell execution in electronic spreadsheets.
    상세보기
  11. Douglass, Stephen M.; Ansari, Ahmad R., Configurable logic fabric including two fixed logic processors with individual interface to receive availability signal from custom operation code configured processor.
    상세보기
  12. Vorbach, Martin; Nuckel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  13. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
    상세보기
  14. Lawman Gary R., Configuring an FPGA using embedded memory.
    상세보기
  15. Francis B. Heile, Content addressable memory encoded outputs.
    상세보기
  16. Douglass, Stephen M.; Ansari, Ahmad R., Custom code processing in PGA by providing instructions from fixed logic processor portion to programmable dedicated processor portion.
    상세보기
  17. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  18. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  19. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
    상세보기
  20. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  21. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
    상세보기
  22. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing system having integrated pipelined array data processor.
    상세보기
  23. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
    상세보기
  24. Lawman Gary R., Decoder structure and method for FPGA configuration.
    상세보기
  25. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
    상세보기
  26. Baxter Michael A., Dynamically reconfigurable computing using a processing unit having changeable internal hardware organization.
    상세보기
  27. Rohm Peter,DEX ; Leteinturier Patrick,DEX, Electrical control device with configurable control modules.
    상세보기
  28. Schultz, David P., FPGA and embedded circuitry initialization and processing.
    상세보기
  29. Lawman Gary R. ; New Bernard J., FPGA system with user-programmable configuration ports and method for reconfiguring the FPGA.
    상세보기
  30. Cory,Warren E.; Ghia,Atul V., Flexible channel bonding and clock correction operations on a multi-block data path.
    상세보기
  31. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
    상세보기
  32. Von Herzen Brian ; Shoup Richard G., Hierarchical memory architecture for a programmable integrated circuit having an interconnect structure connected in a.
    상세보기
  33. Menon,Suresh M.; Ghia,Atul V.; Cory,Warren E.; Sasaki,Paul T.; Freidin,Philip M.; Asuncion,Santiago G.; Costello,Philip D.; Vadi,Vasisht M.; Bekele,Adebabay M.; Verma,Hare K., High speed configurable transceiver architecture.
    상세보기
  34. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  35. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
    상세보기
  36. Gan, Andy H.; Herron, Nigel G., Insertable block tile for interconnecting to a device embedded in an integrated circuit.
    상세보기
  37. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
    상세보기
  38. Boris Ruvinsky, LED matrix control system with Field Programmable Gate Arrays.
    상세보기
  39. McGarry, John, Large data set storage and display for electronic spreadsheets applied to machine vision.
    상세보기
  40. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  41. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  42. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
    상세보기
  43. Shigeki, Kenji; Tanaka, Ryohei; Nakao, Toshimitsu, Logic integrated circuit, and recording medium readable by a computer, which stores a source of CPU core on said logic integrated circuit.
    상세보기
  44. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
    상세보기
  45. Lawman Gary R. ; Linoff Joseph D. ; Wasson Stephen L., Memory map computer control system for programmable ICS.
    상세보기
  46. Baxter,Michael A., Meta-address architecture for parallel, dynamically reconfigurable computing.
    상세보기
  47. Cory,Warren E., Method and apparatus for operating a transceiver in different data rates.
    상세보기
  48. Kizhepat,Govind, Method and apparatus for performing computations and operations on data using data steering.
    상세보기
  49. Douglass,Stephen M.; Ansari,Ahmad R., Method and apparatus for processing data with a programmable gate array using fixed and programmable processors.
    상세보기
  50. Gan, Andy H., Method and apparatus for routing interconnects to devices with dissimilar pitches.
    상세보기
  51. Ansari,Ahmad R.; Vashi,Mehul R., Method and apparatus for synchronized buses.
    상세보기
  52. Fang, Ying, Method and apparatus for testing an embedded device.
    상세보기
  53. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi, Method and apparatus for testing circuitry embedded within a field programmable gate array.
    상세보기
  54. Burnley,Richard P.; Oda,Shizuka; Gan,Andy H., Method and apparatus for timing modeling.
    상세보기
  55. Oda,Shizuka; Burnley,Richard P., Method and apparatus for timing modeling.
    상세보기
  56. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  57. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
    상세보기
  58. Yin, Robert; Vashi, Mehul R., Method and system for controlling default values of flip-flops in PGA/ASIC-based designs.
    상세보기
  59. Sanchez, Reno L.; Linn, John H., Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC).
    상세보기
  60. Sanchez, Reno L.; Linn, John H., Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC).
    상세보기
  61. Sanchez,Reno L.; Linn,John H., Method and system for creating a customized support package for an FPGA-based system-on-chip (SoC).
    상세보기
  62. Schultz,David P., Method and system for flexibly nesting JTAG TAP controllers for FPGA-based system-on-chip (SoC).
    상세보기
  63. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W., Method for configuring circuits over a data communications link.
    상세보기
  64. Lawman Gary R. ; Linoff Joseph D. ; Wells Robert W., Method for configuring circuits over a data communications link.
    상세보기
  65. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  66. Vorbach, Martin, Method for debugging reconfigurable architectures.
    상세보기
  67. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
    상세보기
  68. Vorbach,Martin, Method for debugging reconfigurable architectures.
    상세보기
  69. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
    상세보기
  70. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
    상세보기
  71. Vorbach, Martin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  72. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
    상세보기
  73. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
    상세보기
  74. May,Frank; N？ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
    상세보기
  75. Douglass, Stephen M., Method of designing integrated circuit having both configurable and fixed logic circuitry.
    상세보기
  76. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
    상세보기
  77. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Method of processing data with an array of data processors according to application ID.
    상세보기
  78. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  79. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  80. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  81. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  82. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
    상세보기
  83. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
    상세보기
  84. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  85. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  86. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
    상세보기
  87. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
    상세보기
  88. Vorbach, Martin, Methods and devices for treating and/or processing data.
    상세보기
  89. Lee,Andy L.; McClintock,Cameron; Johnson,Brian; Cliff,Richard; Reddy,Srinivas; Lane,Chris; Leventis,Paul; Betz,Vaughn Timothy; Lewis,David, Methods for designing PLD architectures for flexible placement of IP function blocks.
    상세보기
  90. New Bernard J. ; Harmon ; Jr. William J., Microprocessor with distributed registers accessible by programmable logic device.
    상세보기
  91. Vorbach, Martin; Baumgarte, Volker; May, Frank; Nuckel, Armin, Multi-processor bus and cache interconnection system.
    상세보기
  92. Vorbach, Martin, Multi-processor with selectively interconnected memory units.
    상세보기
  93. Vorbach, Martin, Multiprocessor having associated RAM units.
    상세보기
  94. Vorbach, Martin; Baumgarte, Volker, Multiprocessor having runtime adjustable clock and clock dependent power supply.
    상세보기
  95. Sasaki,Paul T.; Menon,Suresh M.; Ghia,Atul V.; Cory,Warren E.; Verma,Hare K.; Freidin,Philip M., Network physical layer with embedded multi-standard CRC generator.
    상세보기
  96. Kizhepat,Govind; Kinaan,Omar M., On-chip packet-based interconnections using repeaters/routers.
    상세보기
  97. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  98. Lee, Andy L.; McClintock, Cameron R.; Johnson, Brian D.; Cliff, Richard G.; Reddy, Srinivas T.; Lane, Christopher F.; Leventis, Paul; Betz, Vaughn; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  99. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  100. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Chris; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  101. Lee, Andy L.; McClintock, Cameron; Johnson, Brian; Cliff, Richard; Reddy, Srinivas; Lane, Christopher; Leventis, Paul; Betz, Vaughn Timothy; Lewis, David, PLD architecture for flexible placement of IP function blocks.
    상세보기
  102. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
    상세보기
  103. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  104. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
    상세보기
  105. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
    상세보기
  106. Vorbach,Martin; M체nch,Robert, Process for automatic dynamic reloading of data flow processors (DFPS) and units with two-or three-dimensional programmable cell architectures (FPGAS, DPGAS, and the like).
    상세보기
  107. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
    상세보기
  108. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
    상세보기
  109. John McGarry, Processing continuous data streams in electronic spreadsheets.
    상세보기
  110. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
    상세보기
  111. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
    상세보기
  112. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
    상세보기
  113. Schultz,David P.; Douglass,Stephen M.; Young,Steven P.; Herron,Nigel G.; Vashi,Mehul R.; Sowards,Jane W., Programmable gate array and embedded circuitry initialization and processing.
    상세보기
  114. Douglass, Stephen M.; Young, Steven P.; Herron, Nigel G.; Vashi, Mehul R.; Sowards, Jane W., Programmable gate array having interconnecting logic to support embedded fixed logic circuitry.
    상세보기
  115. Ansari, Ahmad R., Programmable interactive verification agent.
    상세보기
  116. Dao,Khang Kim; Baxter,Glenn A., Programmable logic device including programmable interface core and central processing unit.
    상세보기
  117. Dao,Khang Kim; Baxter,Glenn A., Programmable logic device including programmable interface core and central processing unit.
    상세보기
  118. Dao,Khang Kim; Baxter,Glenn A., Programmable logic device including programmable interface core and central processing unit.
    상세보기
  119. Francis B. Heile, Programmable logic devices with improved content addressable memory capabilities.
    상세보기
  120. Heile Francis B., Programmable logic devices with improved content addressable memory capabilities.
    상세보기
  121. Wang, Qiang; Gu, Zhenguo; Li, Qiang; Wang, Zhuolei, Reconfigurable data interface unit for compute systems.
    상세보기
  122. Vorbach, Martin, Reconfigurable elements.
    상세보기
  123. Vorbach, Martin, Reconfigurable elements.
    상세보기
  124. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
    상세보기
  125. Vorbach,Martin; M？nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
    상세보기
  126. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  127. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  128. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  129. Vorbach, Martin, Reconfigurable sequencer structure.
    상세보기
  130. Vorbach,Martin, Reconfigurable sequencer structure.
    상세보기
  131. Trimberger Stephen M., Reprogrammable instruction set accelerator.
    상세보기
  132. Trimberger Stephen M., Reprogrammable instruction set accelerator using a plurality of programmable execution units and an instruction page tab.
    상세보기
  133. Vorbach, Martin; Bretz, Daniel, Router.
    상세보기
  134. Vorbach,Martin; Bretz,Daniel, Router.
    상세보기
  135. Vorbach,Martin; M？nch,Robert, Run-time reconfiguration method for programmable units.
    상세보기
  136. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
    상세보기
  137. McGarry,John, Spreadsheet having a clocked delay line object, for processing a continuous data stream.
    상세보기
  138. Herron,Nigel G.; Thorne,Eric J.; Wang,Qingqi; Correale, Jr.,Anthony; Dick,Thomas Anderson, Testing a programmable logic device with embedded fixed logic using a scan chain.
    상세보기
  139. Yin, Robert, Testing address lines of a memory controller.
    상세보기
  140. Yin,Robert, Testing address lines of a memory controller.
    상세보기
  141. Burnley, Richard P., Timing performance analysis.
    상세보기
  142. Burnley,Richard P., Timing performance analysis.
    상세보기
  143. Pedersen,Bruce B, Versatile RAM for a programmable logic device.
    상세보기
  144. Pedersen,Bruce B, Versatile RAM for programmable logic device.
    상세보기

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로