$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Sequencer for a time multiplexed programmable logic device

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H03K-019/177
출원번호 US-0517020 (1995-08-18)
발명자 / 주소
  • Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert A. (San Jose CA) Wong Jennifer (Fremont CA)
출원인 / 주소
  • Xilinx, Inc. (San Jose CA 02)
인용정보 피인용 횟수 : 154  인용 특허 : 0

초록

A programmable logic device (PLD) includes at least one configurable element, a plurality of programmable logic elements for configuring the configurable element(s), and a sequencer coupled to the plurality of programmable logic elements. Each programmable logic element typically includes a pluralit

대표청구항

A programmable logic device comprising: at least one configurable element; a plurality of programmable logic elements for configuring said at least one configurable element, wherein at least one programmable logic element includes a plurality of memory cells and means for selecting memory cell; and

이 특허를 인용한 특허 (154)

  1. Kow, San Ta; Wu, Ann; Thao, Tou Nou, Auto recovery from volatile soft error upsets (SEUs).
  2. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
  3. Nagpal, Sumit; Maguluri, Sreevidya; Kumar, Prashanth, Circuit design with predefined configuration of parameterized cores.
  4. Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
  5. Sood, Santosh Kumar, Circuits for and methods of providing voltage level shifting in an integrated circuit device.
  6. Beausoleil, William F.; Ng, Tak-kwong; Roth, Helmut; Tannenbaum, Peter; Tomassetti, N. James, Clustered processors in an emulation engine.
  7. Beausoleil,William F.; Ng,Tak kwong; Roth,Helmut; Tannenbaum,Peter; Tomassetti,N. James, Clustered processors in an emulation engine.
  8. New Bernard J., Composable memory array for a programmable logic device and method for implementing same.
  9. New Bernard J., Composable memory array for a programmable logic device and method implementing same.
  10. Trimberger Stephen M., Computer-implemented method of optimizing a time multiplexed programmable logic device.
  11. Trimberger Stephen M., Computer-implemented method of optimizing a time multiplexed programmable logic device.
  12. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  13. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate five and six input functions.
  14. Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Configurable logic element with ability to evaluate wide logic functions.
  15. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
  16. Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
  17. Fujii, Taro; Furuta, Koichiro; Motomura, Masato, Data holding circuit having backup function.
  18. Taro Fujii JP; Koichiro Furuta JP; Masato Motomura JP, Data holding circuit having backup function.
  19. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  20. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  21. Vorbach, Martin; Thomas, Alexander, Data processing device and method.
  22. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  23. Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
  24. Vorbach, Martin, Data processing system.
  25. Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
  26. Bernard J. New, Dedicated function fabric for use in field programmable gate arrays.
  27. Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
  28. Lichtensteiger, Susan K.; Nsame, Pascal A.; Ventrone, Sebastian T., Dynamically adjusting pipelined data paths for improved power management.
  29. Vorbach Martin Andreas,DEX ; Munch Robert Markus,DEX, Dynamically reconfigurable data processing system.
  30. Beal Samuel W. ; Kaptonoglu Sinan ; Lien Jung-Cheun ; Shu William ; Chan King W. ; Plants William C., Enhanced field programmable gate array.
  31. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA CLE with two independent carry chains.
  32. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., FPGA architecture with offset interconnect lines.
  33. Chaudhary Kamal, FPGA having logic element carry chains capable of generating wide XOR functions.
  34. Young Steven P. ; Bauer Trevor J. ; Chaudhary Kamal ; Krishnamurthy Sridhar, FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines.
  35. John E. McGowan, Field programmable gate array with mask programmed input and output buffers.
  36. McGowan John E., Field programmable gate array with mask programmed input and output buffers.
  37. Marshall Alan,GBX ; Stansfield Anthony,GBX ; Vuillemin Jean,FRX, Field programmable processor arrays.
  38. Marshall Alan,GBX ; Stansfield Anthony,GBX ; Vuillemin Jean,FRX, Field programmable processor devices.
  39. Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
  40. Jones Christopher W. ; Marshall Jeffery Mark, High performance product term based carry chain scheme.
  41. Martin Vorbach DE; Robert Munch DE, I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures.
  42. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  43. Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
  44. Vorbach,Martin; M��nch,Robert, I/O and memory bus system for DFPS and units with two-or multi-dimensional programmable cell architectures.
  45. Vorbach Martin,DEX ; Munch Robert,DEX, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  46. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  47. Vorbach, Martin; Munch, Robert, I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures.
  48. Vorbach,Martin; M?nch,Robert, I/O and memory bus system for DFPs and units with two-or multi-dimensional programmable cell architectures.
  49. Marshall, Alan David; Stansfield, Anthony; Vuillemin, Jean, Implementation of multipliers in programmable arrays.
  50. Percey Andrew K. ; Bauer Trevor J. ; Young Steven P., Input/output interconnect circuit for FPGAs.
  51. Lee,Kwan Yee; Langhammer,Martin; Burney,Ali H., Integrated circuits with reduced interconnect overhead.
  52. Steven P. Young ; Kamal Chaudhary ; Trevor J. Bauer, Interconnect structure for a programmable logic device.
  53. Young Steven P. ; Chaudhary Kamal ; Bauer Trevor J., Interconnect structure for a programmable logic device.
  54. Martin Vorbach DE; Robert Munch DE, Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  55. Vorbach,Martin; M체nch,Robert, Internal bus system for DFPS and units with two-or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity.
  56. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  57. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  58. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
  59. Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
  60. O'Sullivan, Patrick Joseph; Harpur, Liam; Raguillat, Fred; Zimmet, Carol Sue, Managing calendaring events.
  61. Stansfield, Anthony; Marshall, Alan David; Vuillemin, Jean, Method and apparatus for providing instruction streams to a processing device.
  62. Stansfield, Anthony; Marshall, Alan David; Vuillemin, Jean, Method and apparatus for varying instruction streams provided to a processing device using masks.
  63. Sun, Chung; Huang, Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
  64. Sun,Chung; Huang,Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
  65. Sun,Chung; Huang,Eddy C., Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array.
  66. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  67. Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
  68. Pathak,Shalini; Swami,Parvesh, Method and device for testing configuration memory cells in programmable logic devices (PLDS).
  69. Mohan Sundararajarao ; Trimberger Stephen M., Method for configuring FPGA memory planes for virtual hardware computation.
  70. Schiefele, Walter P.; Krueger, Robert O., Method for creating circuit redundancy in programmable logic devices.
  71. Vorbach, Martin; Munch, Robert, Method for deadlock-free configuration of dataflow processors and modules with a two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  72. Vorbach, Martin, Method for debugging reconfigurable architectures.
  73. Vorbach, Martin, Method for debugging reconfigurable architectures.
  74. Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
  75. Vorbach,Martin, Method for debugging reconfigurable architectures.
  76. Vorbach,Martin; May,Frank; N체ckel,Armin, Method for debugging reconfigurable architectures.
  77. Martin Vorbach DE; Robert Munch DE, Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--.
  78. Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
  79. Vorbach, Martin; Nückel, Armin; May, Frank; Weinhardt, Markus; Cardoso, Joao Manuel Paiva, Method for processing data.
  80. Vorbach Martin,DEX ; Munch Robert,DEX, Method for the automatic address generation of modules within clusters comprised of a plurality of these modules.
  81. Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
  82. May,Frank; N?ckel,Armin; Vorbach,Martin, Method for translating programs for reconfigurable architectures.
  83. Vorbach, Martin; Munch, Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs , etc.).
  84. Vorbach,Martin; M체nch,Robert, Method of hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.).
  85. Vorbach, Martin; Munch, Robert, Method of repairing integrated circuits.
  86. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable module.
  87. Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  88. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  89. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  90. Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
  91. Vorbach,Martin; M체nch,Robert, Method of self-synchronization of configurable elements of a programmable module.
  92. Vorbach, Martin; M?nch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  93. Vorbach, Martin; Munch, Robert, Method of self-synchronization of configurable elements of a programmable unit.
  94. Vorbach Martin,DEX ; Munch Robert,DEX, Method of the self-synchronization of configurable elements of a programmable unit.
  95. Stephen M. Trimberger ; Richard A. Carberry ; Robert Anders Johnson ; Jennifer Wong, Method of time multiplexing a programmable logic device.
  96. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Method of time multiplexing a programmable logic device.
  97. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Method of time multiplexing a programmable logic device.
  98. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  99. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  100. Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
  101. Vorbach,Martin; Baumgarte,Volker, Methods and devices for treating and processing data.
  102. Vorbach, Martin, Methods and devices for treating and/or processing data.
  103. Karp, James; Hart, Michael J., Operating a programmable integrated circuit with functionally equivalent configuration bitstreams.
  104. Trimberger Stephen M., Optimizing and operating a time multiplexed programmable logic device.
  105. Vorbach, Martin, Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization.
  106. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  107. Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
  108. Vorbach,Martin; Baumgarte,Volker; Ehlers,Gerd; May,Frank; N체ckel,Armin, Pipeline configuration unit protocols and communication.
  109. Vorbach Martin,DEX ; Munch Robert,DEX, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two or three-dimensional programmable cell architectures (FPGAs, DPGAs and the like).
  110. Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
  111. Martin Vorbach DE; Robert Munch DE, Process for automatic dynamic reloading of data flow processors (dfps) and units with two-or-three-dimensional programmable cell architectures (fpgas, dpgas, and the like).
  112. Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
  113. Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
  114. Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
  115. Choquette Jack H., Processor with multiple execution units and local and global register bypasses.
  116. Ward, Derek, Programmable controller for use with monitoring device.
  117. Tan Charles M. C., Programmable gate array configuration memory which allows sharing with user memory.
  118. Trimberger, Stephen M., Programmable interconnect element and method of implementing a programmable interconnect element.
  119. Ward, Derek, Programmable logic controller and related electronic devices.
  120. New Bernard J., Programmable logic device having a composable memory array overlaying a CLB array.
  121. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Programmable logic device including configuration data or user data memory slices.
  122. Ramsden, Edward A., Programmable logic device with hardwired microsequencer.
  123. Trimberger, Stephen M., Programmable logic device with time-multiplexed interconnect.
  124. Trimberger,Stephen M., Programmable logic device with time-multiplexed interconnect.
  125. Trimberger,Stephen M., Programmable logic device with time-multiplexed interconnect.
  126. El Ayat Khaled A. (Cupertino CA) Bakker Gregory W. (Sunnyvale CA) Lien Jung-Cheun (San Jose CA) Plants William C. (Santa Clara CA) Kaptanoglu Sinan (San Carlos CA) Gopisetty Runip (Los Gatos CA) Chan, Programmable logic module and architecture for field programmable gate array device.
  127. Happonen,Aki, Reconfigurable apparatus being configurable to operate in a logarithmic scale.
  128. Vorbach, Martin, Reconfigurable elements.
  129. Vorbach, Martin, Reconfigurable elements.
  130. Vorbach, Martin; Baumgarte, Volker, Reconfigurable general purpose processor having time restricted configurations.
  131. Vorbach,Martin; M?nch,Robert, Reconfigurable multidimensional array processor allowing runtime reconfiguration of selected individual array cells.
  132. Alan David Marshall GB; Anthony Stansfield GB; Jean Vuillemin FR, Reconfigurable processor devices.
  133. Vorbach, Martin, Reconfigurable sequencer structure.
  134. Vorbach, Martin, Reconfigurable sequencer structure.
  135. Vorbach, Martin, Reconfigurable sequencer structure.
  136. Vorbach, Martin, Reconfigurable sequencer structure.
  137. Vorbach,Martin, Reconfigurable sequencer structure.
  138. Chu, Sam Gat-Shang; Klim, Peter Juergen; Lee, Michael Ju Hyeok; Paredes, Jose Angel, Register-file bit-read method and apparatus.
  139. Vorbach, Martin; Bretz, Daniel, Router.
  140. Vorbach,Martin; Bretz,Daniel, Router.
  141. Vorbach Martin,DEX ; Munch Robert,DEX, Run-time reconfiguration method for programmable units.
  142. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  143. Vorbach, Martin; Münch, Robert, Runtime configurable arithmetic and logic cell.
  144. Singh,Satwant; Nguyen,Chi; Wu,Ann; Yew,Ting, Self-verification of configuration memory in programmable logic devices.
  145. Cheng, Chan-Chi Jason; Wei, Qin; Yew, Ting, Soft error detection logic testing systems and methods.
  146. Bersch,Danny Austin; Macbeth,Ian Craig; Anderson,Howard C.; Nottingham,Brian Eugene; Giles,Troy Franklin; Streit,Timothy James, System and method for configuring analog elements in a configurable hardware device.
  147. O'Sullivan, Patrick Joseph; Harpur, Liam; Raguillat, Fred; Zimmet, Carol Sue; Terlizzi, Daniel, System and method for managing calendaring events.
  148. Sundararajarao Mohan ; Stephen M. Trimberger, System and method of computation in a programmable logic device using virtual instructions.
  149. Chiang, Owen; Durham, Christopher M.; Klim, Peter J.; Stasiak, Daniel L.; Van Norstrand, Jr., Albert J., Techniques for reducing power requirements of an integrated circuit.
  150. Hutton, Michael D., Time-multiplexed routing for reducing pipelining registers.
  151. Tuan, Tim, Time-multiplexed, asynchronous device.
  152. Martin Vorbach DE; Robert Munch DE, UNIT FOR PROCESSING NUMERIC AND LOGIC OPERATIONS FOR USE IN CENTRAL PROCESSING UNITS (CPUS), MULTIPROCESSOR SYSTEMS, DATA-FLOW PROCESSORS (DSPS), SYSTOLIC PROCESSORS AND FIELD PROGRAMMABLE GATE ARRAY.
  153. Schaffer, Bernhard; Thommen, Daniel; Drenth, Joannes Christianus, Upscaled clock feeds memory to make parallel waves.
  154. New Bernard J. ; Young Steven P. ; Bapat Shekhar ; Chaudhary Kamal ; Bauer Trevor J. ; Iwanczuk Roman, Wide logic gate implemented in an FPGA configurable logic element.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트