$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

High power dissipation plastic encapsulated package for integrated circuit die 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • H01L-023/34
  • H05K-007/20
출원번호 US-0348288 (1994-11-30)
발명자 / 주소
  • Combs Edward G. (Foster City CA)
출원인 / 주소
  • Asat, Limited (Hong Kong HKX 03)
인용정보 피인용 횟수 : 134  인용 특허 : 7

초록

A structure and a method provide an assembly for receiving an integrated circuit die. The assembly comprises a heat sink selectively coated with electrically insulative material. The heat sink is attached by one of various methods directly on to the integrated circuit die and a lead frame for extern

대표청구항

An integrated circuit assembly, comprising: a block of thermally conductive material having a thin surface layer of an electrically insulative material of a predetermined thickness, said block including a stepped structure having a base and a protrusion from said base; a lead frame attached to a sur

이 특허에 인용된 특허 (7)

  1. Longenecker Kenneth G. (Greensburg PA) Geary Thomas B. (Derry PA), Assembly-heat sink for semiconductor devices.
  2. Alvarez Juan M. (Medfield MA) Breit Henry F. (Attleboro MA) Levy Steven E. (Plainville MA) Hingorany Premkumar R. (Foxboro MA), Heat dissipating member for mounting a semiconductor device and electrical circuit unit incorporating the member.
  3. Chu George D. (Newark CA), High performance plastic encapsulated package for integrated circuit die.
  4. Butt Sheldon H. (Godfrey IL) Mahulikar Deepak (Meriden CT), Metal packages having improved thermal dissipation.
  5. Beavis Leonard C. (Albuquerque NM) Panitz Janda K. G. (Edgewood NM) Sharp Donald J. (Albuquerque NM), Photovoltaic cell assembly.
  6. Yoshimura Yutaka (Hyogo JPX), Plastic encapsulated semiconductor device and method for manufacturing the same.
  7. Cherukuri Satyam C. (West Haven CT) Butt Sheldon H. (Godfrey IL), Semiconductor casing.

이 특허를 인용한 특허 (134)

  1. Bolken,Todd O., Alternative method used to package multimedia card by transfer molding.
  2. Sirinorakul, Saravuth, Apparatus for and methods of attaching heat slugs to package tops.
  3. Hembree David R., Attachment method for heat sinks and devices involving removal of misplaced encapsulant.
  4. Sirinorakul, Saravuth, Auxiliary leadframe member for stabilizing the bond wire process.
  5. Sirinorakul, Saravuth, Auxiliary leadframe member for stabilizing the bond wire process.
  6. Chia Chok J. ; Variot Patrick ; Alagaratnam Maniam, Bondable anodized aluminum heatspreader for semiconductor packages.
  7. Hembree, David R., Chip on board and heat sink attachment methods.
  8. Hembree, David R., Chip on board and heat sink attachment methods.
  9. Hembree, David R., Chip on board and heat sink attachment methods.
  10. Hembree,David R., Chip on board and heat sink attachment methods.
  11. Hembree David R., Chip on board with heat sink attachment.
  12. Hembree, David R., Chip on board with heat sink attachment and assembly.
  13. Corisis,David J., Chip scale package with heat spreader.
  14. Corisis,David J., Chip scale package with heat spreader.
  15. Corisis David J., Chip scale package with heat spreader and method of manufacture.
  16. Uhl, G?nter; Niederer, Michael; Bernhardt, Marc; Bohlender, Franz, Electric heating for motor vehicles.
  17. Jaime Bayan ; Peter Howard Spalding ; Harry Cheng Hong Kam MY; Ah Lek Hu MY; Sharon Mei Wan Ko MY; Santhiran Nadarajah MY; Aik Seng Kang MY; Yin Yen Bong MY, Electrical isolation in panels of leadless IC packages.
  18. Choi, Kang Rim, Electrically isolated power semiconductor package.
  19. Kang Rim Choi, Electrically isolated power semiconductor package.
  20. Fan,Chun Ho; Tsang,Kwok Cheung, Electronic components such as thin array plastic packages and process for fabricating same.
  21. Morelock, Robert C., Electronics assembly with improved heatsink configuration.
  22. Wensel Richard W., Encapsulated transfer molding of a semiconductor die with attached heat sink.
  23. Combs, Edward G.; Sheppard, Robert P.; Pun, Tai Wai; Ng, Hau Wan; Fan, Chun Ho; McLellen, Neil Robert, Enhanced thermal dissipation integrated circuit package.
  24. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Flip chip cavity package.
  25. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Flip chip cavity package.
  26. Suwa, Yoriyuki; Kawamura, Kenji, Heat radiating component and semiconductor package having the same.
  27. Choi, Kang Rim, High frequency power device with a plastic molded package and direct bonded substrate.
  28. Viswanathan, Lakshminarayan; Hayes, Scott M.; Marshall, Scott D.; Shah, Mahesh K., High power semiconductor package subsystems.
  29. Kubiak, Michael, Housing for a semiconductor chip and semiconductor chip with a housing.
  30. Corisis David J., IC package with dual heat spreaders.
  31. Corisis, David J., IC package with dual heat spreaders.
  32. Corisis, David J., IC package with dual heat spreaders.
  33. Pedron, Serafin; McLellan, Neil Robert; Yee, Lin Tsui, Integrated circuit package and method of manufacturing the integrated circuit package.
  34. Lin, Geraldine Tsui Yee; de Munnik, Walter; Kwan, Kin Pui; Lau, Wing Him; Tsang, Kwok Cheung; Fan, Chun Ho; McLellan, Neil, Integrated circuit package having a plurality of spaced apart pad portions.
  35. Ahmad,Syed Sajid, Interconnecting substrates for electrical coupling of microelectronic components.
  36. Ahmad,Syed Sajid, Interconnecting substrates for electrical coupling of microelectronic components.
  37. Nondhasitthichai, Somchai; Sirinorakul, Saravuth; Kongthaworn, Kasemsan; Suwannaset, Vorajit, Lead frame ball grid array with traces under die.
  38. Nondhasitthichai, Somchai; Sirinorakul, Saravuth; Kongthaworn, Kasemsan; Suwannaset, Vorajit, Lead frame ball grid array with traces under die.
  39. Sirinorakul, Saravuth, Lead frame ball grid array with traces under die having interlocking features.
  40. Sirinorakul, Saravuth, Lead frame ball grid array with traces under die having interlocking features.
  41. Nondhasittichai, Somchai; Sirinorakul, Saravuth, Lead frame land grid array.
  42. Nondhasitthichai, Somchai; Sirinorakul, Saravuth; Kongthaworn, Kasemsan; Suwannaset, Vorajit, Lead frame land grid array with routing connector trace under unit.
  43. Nondhasitthichai, Somchai; Sirinorakul, Saravuth; Kongthaworn, Kasemsan; Suwannaset, Vorajit, Lead frame land grid array with routing connector trace under unit.
  44. Sirinorakul, Saravuth, Leadframe based multi terminal IC package.
  45. Sirinorakul, Saravuth, Leadframe based multi terminal IC package.
  46. Sirinorakul, Saravuth; Yenrudee, Suebphong, Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow.
  47. Jaime Bayan ; Peter Howard Spalding, Leadless packaging process using a conductive substrate.
  48. Bayan, Jaime; Spalding, Peter H.; Kam, Harry Cheng-Hong; Hu, Ah Lek; Ko, Sharon Mei Wan; Nadarajah, Santhiran; Kang, Aik Seng; Bong, Yin Yen, Locking lead tips and die attach pad for a leadless package apparatus and method.
  49. Jaime Bayan ; Peter Howard Spalding ; Harry Cheng Hong Kam MY; Ah Lek Hu MY; Sharon Mei Wan Ko MY; Santhiran Nadarajah MY; Aik Seng Kang MY; Yin Yen Bong MY, Low inductance leadless package.
  50. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  51. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  52. Benjavasukul, Woraya; Somrubpornpinan, Thipyaporn; Charapaka, Panikan, Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide.
  53. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Method and apparatus for no lead semiconductor package.
  54. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  55. Bolken, Todd O., Method and apparatus for packaging a microelectronic die.
  56. Richard W. Wensel, Method and apparatus for transfer molding encapsulation of a semiconductor die with attached heat sink.
  57. Corisis, David J., Method for a semiconductor assembly having a semiconductor die with dual heat spreaders.
  58. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Method for forming lead frame land grid array.
  59. Höppel, Lutz, Method for producing an optoelectronic component, optoelectronic component, and component arrangement having a plurality of optoelectronic components.
  60. Bolken,Todd O., Method for two-stage transfer molding device to encapsulate MMC module.
  61. Ahmad, Syed Sajid, Method of Interconnecting substrates for electrical coupling of microelectronic components.
  62. Cobbley,Chad A., Method of encapsulating interconnecting units in packaged microelectronic devices.
  63. Cobbley,Chad A., Method of encapsulating packaged microelectronic devices with a barrier.
  64. Corisis David J., Method of making chip scale package with heat spreade.
  65. Corisis, David J., Method of making chip scale package with heat spreader.
  66. Choi, Kang Rim, Method of making electrically isolated power semiconductor package.
  67. Combs,Edward G.; Sheppard,Robert P.; Pun,Tai Wai; Ng,Hau Wang; Fan,Chun Ho; McLellen,Neil Robert, Method of manufacturing an enhanced thermal dissipation integrated circuit package.
  68. McLellan, Neil Robert; Fan, Chun Ho; Combs, Edward G.; Cheung, Tsang Kwok; Keung, Chow Lap; Labeeb, Sadak Thamby, Method of manufacturing an integrated circuit package.
  69. Corsis, David J., Method of manufacturing chip scale package.
  70. David R. Hembree, Methodology of removing misplaced encapsulant for attachment of heat sinks in a chip on board package.
  71. David R. Hembree, Methodology of removing misplaced encapsulant for attachment of heat sinks in a chip on board package.
  72. Wensel, Richard W., Methods for transfer molding encapsulation of a semiconductor die with attached heat sink.
  73. Sirinorakul, Saravuth; Yenrudee, Suebphong, Methods of manufacturing semiconductor devices including terminals with internal routing interconnections.
  74. Bolken, Todd O., Microelectronic devices and microelectronic die packages.
  75. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  76. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  77. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  78. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  79. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  80. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Molded leadframe substrate semiconductor package.
  81. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Molded leadframe substrate semiconductor package.
  82. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Molded leadframe substrate semiconductor package.
  83. Sorgo, Miksa de, Non-electrically conductive thermal dissipator for electronic components.
  84. Chet,Tan Ping; Leng,Allen Cheah Chong, Package for integrated circuit die.
  85. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Package with heat transfer.
  86. Sirinorakul, Saravuth; Nondhasitthichai, Somchai, Package with heat transfer.
  87. Cobbley, Chad A., Packaged microelectronic devices with interconnecting units.
  88. James, Stephen L.; Cobbley, Chad A., Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices.
  89. James,Stephen L.; Cobbley,Chad A., Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices.
  90. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  91. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  92. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  93. Sirinorakul, Saravuth, Plated terminals with routing interconnections semiconductor device.
  94. Sirinorakul, Saravuth, Post-mold for semiconductor package having exposed traces.
  95. Sirinorakul, Saravuth, Post-mold for semiconductor package having exposed traces.
  96. Choi, Kang Rim, Power device with a plastic molded package and direct bonded substrate.
  97. Sirinorakul, Saravuth; Yenrudee, Suebphong, Protruding terminals with internal routing interconnections semiconductor device.
  98. Kozono Hiroyuki,JPX, Resin-sealed semiconductor device.
  99. Mclellan Neil,HKX ; Fan Nelson,HKX, Saw-singulated leadless plastic chip carrier.
  100. Kasem, Yehja Mohammed; Kuo, Frank; Tjhia, Eddy, Semiconductor chip package.
  101. Yehja Mohammed Kasem ; Frank Kuo TW; Eddy Tjhia, Semiconductor chip package.
  102. Wienand, Karl-Heinz; Ullrich, Karlheinz, Semiconductor component with integrated circuit, cooling body, and temperature sensor.
  103. Kamada, Kazuhiro, Semiconductor device and manufacturing method for same.
  104. Letterman ; Jr. James P. ; Asher Reginald K., Semiconductor device having an insulating layer and method for making.
  105. Akio Nakamura JP, Semiconductor device in a recess of a semiconductor plate.
  106. Nakamura, Akio, Semiconductor device in a recess of a semiconductor plate.
  107. Nakamura,Akio, Semiconductor device in a recess of a semiconductor plate.
  108. Moscicki Jean-Pierre,FRX, Semiconductor device provided with a heat sink.
  109. Richard W. Wensel, Semiconductor die with attached heat sink and transfer mold.
  110. Wensel, Richard W., Semiconductor die with attached heat sink and transfer mold.
  111. Wensel,Richard W., Semiconductor die with attached heat sink and transfer mold.
  112. Kuramachi, Teruhiko, Semiconductor light emitting device and method for manufacturing the same.
  113. Tao Su,TWX ; Lo Kuang-Lin,TWX ; Wei Hsin-Hsing,TWX, Semiconductor package having a heat spreader capable of preventing being soldered and enhancing adhesion and electrical performance.
  114. Shin Won Sun,KRX ; Lee Won Kyun,KRX, Semiconductor package including heat sink with layered conductive plate and non-conductive tape bonding to leads.
  115. Sirinorakul, Saravuth, Semiconductor package with full plating on contact side surfaces and methods thereof.
  116. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  117. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  118. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  119. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  120. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  121. Sirinorakul, Saravuth; Yenrudee, Suebphong, Semiconductor package with multiple molding routing layers and a method of manufacturing the same.
  122. Yenrudee, Suebphong; Kongpoung, Chanapat; Hongsongkiat, Sant; Ounkaew, Siriwanna; Injan, Chatchawan; Sirinorakul, Saravuth, Semiconductor package with plated metal shielding and a method thereof.
  123. Farnworth, Warren M., Systems and methods for compressing an encapsulant adjacent a semiconductor workpiece.
  124. Patel, Rati M.; English, Roy, Thermal management circuit board and methods of producing the same.
  125. Todd O. Bolken, Two stage transfer molding method to encapsulate MMC module.
  126. Bolken, Todd O., Two-stage transfer molding device to encapsulate MMC module.
  127. Bolken,Todd O., Two-stage transfer molding device to encapsulate MMC module.
  128. Bolken, Todd O., Two-stage transfer molding method to encapsulate MMC module.
  129. Bolken, Todd O., Two-stage transfer molding method to encapsulate MMC module.
  130. Kinsman Larry D. ; Brooks Jerry M., Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages.
  131. Kinsman, Larry D.; Brooks, Jerry M., Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages.
  132. Kinsman,Larry D.; Brooks,Jerry M., Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages.
  133. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Very extremely thin semiconductor package.
  134. Nondhasitthichai, Somchai; Sirinorakul, Saravuth, Very extremely thin semiconductor package.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로