[특허]Method for deriving optimal code schedule sequences from synchronous dataflow graphs

Method for deriving optimal code schedule sequences from synchronous dataflow graphs 원문보기

IPC분류정보
국가/구분	United States(US) Patent 등록
국제특허분류(IPC7판)	G06F-009/45
출원번호	US-0400540 (1995-03-07)
발명자 / 주소	Powell Douglas B. (San Francisco CA)
출원인 / 주소	Cadence Design Systems, Inc. (San Jose CA 02)
인용정보	피인용 횟수 : 66 인용 특허 : 0

초록 ▼

A method is disclosed for deriving code schedule sequences for a target code generator from an input ordering of nodes and prime factors of their respective ordered invocation rates from an SDF graph representative of a system. The method involves first creating a loop set for each prime factor wherein the elements of each loop set are the actors, the invocation frequency from which are factorable by that prime factor and are ordered. The redundant created loop sets are merged so as to eliminate those sets with identical nodes. The merged loop sets are then sorted in decreasing order by the total number of node elements in each set. A determination is then made as to whether each loop set is a proper subset of its sorted ordered predecessor loop set with which it intersects and, if not, then breaking the non-disjoint sets into sublists of sets which are proper subsets of their predecessor sets and then determining whether the parent sets of the broken sublists are then disjoint from one another. If they are not then repeating these two substeps. The next step of the present method then involves extracting a loop schedule for each sublist and combining the extracted loop schedules in accordance with the sorted precedence ordering of the nodes in each of said loop sets to produce the code schedule sequences. In such a manner, the code schedule sequences generated corresponds to every potential type of actor or block in the system and can then be used to minimize both program and data memory requirements of the scheduled systems.

대표청구항 ▼

A method for deriving code schedule sequences for a target code generator from an input ordering of nodes and prime factors of their respective ordered invocation rates from an SDF graph representative of a system, comprising the steps of: creating a loop set for each prime factor wherein the elements of each loop set are the actors, the invocation frequency from which are factorable by that prime factor and are ordered; merging redundant created loop sets so as to eliminate those sets with identical nodes; sorting the merged loop sets in decreasing order by the total number of node elements in each set; determining whether each loop set is a proper subset of its sorted ordered predecessor loop set with which it intersects and, if not, then performing the substeps of: (a) breaking the non-disjoint sets into sublists of sets which are proper subsets of their predecessor sets; and (b) determining whether the parent sets of the broken sublists are then disjoint from one another and, if not, repeating substeps (a) and (b); extracting a loop schedule for each sublist; and combining the extracted loop schedules in accordance with the sorted precedence ordering of the nodes in each of said loop sets to generate the code schedule sequences.

이 특허를 인용한 특허 (66)

Werbos, Paul J., 3-brain architecture for an intelligent decision and control system.
상세보기
Pegatoquet, Alain; Auguin, Michel; Sohier, Olivier, Assembly code performance evaluation apparatus and method.
상세보기
Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd, Bus systems and reconfiguration methods.
상세보기
Vorbach, Martin; Münch, Robert, Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs.
상세보기
Khu,Arthur H., Code optimization method and system.
상세보기
De Rijck,Bert, Compiling computer programs to exploit parallelism without exceeding available processing resources.
상세보기
Vorbach, Martin; Nückel, Armin, Configurable logic integrated circuit having a multidimensional structure of configurable elements.
상세보기
Vorbach, Martin; Thomas, Alexander, Data processing device and method.
상세보기
Vorbach, Martin; Thomas, Alexander, Data processing device and method.
상세보기
Vorbach, Martin; Thomas, Alexander, Data processing device and method.
상세보기
Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
상세보기
Vorbach, Martin; Becker, Jürgen; Weinhardt, Markus; Baumgarte, Volker; May, Frank, Data processing method and device.
상세보기
Vorbach, Martin; Münch, Robert, Data processor having disabled cores.
상세보기
Vorbach, Martin, Device including a field having function cells and information providing cells controlled by the function cells.
상세보기
Clewis,Fred T.; Sitze,Richard A., Directed non-cyclic graph walking system for data processing and analysis in software application.
상세보기
Saluja, Sanjeev; Mathur, Anmol, Enhancing mergeability of datapaths and reducing datapath widths responsively to required precision.
상세보기
Stanfill, Craig W.; Shapiro, Richard; Weiss, Adam; Roberts, Andrew F.; Wholey, III, Joseph Skeffington; Gould, Joel; Kukolich, Stephen A., Executing graph-based program specifications.
상세보기
Vorbach, Martin; May, Frank, Hardware definition method including determining whether to implement a function as hardware or software.
상세보기
Lamping John O. ; Kiczales Gregor J. ; Mendhekar Anurag D., High-level loop fusion.
상세보기
Vorbach, Martin; Münch, Robert, I/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures.
상세보기
Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
상세보기
Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logic cell array and bus system.
상세보기
Vorbach, Martin; May, Frank; Reichardt, Dirk; Lier, Frank; Ehlers, Gerd; Nückel, Armin; Baumgarte, Volker; Rao, Prashant; Oertel, Jens, Logical cell array and bus system.
상세보기
Damron, Peter C., Method and apparatus for inserting data prefetch operations using data flow analysis.
상세보기
Tirumalai Partha P. ; Subramanian Krishna ; Baylin Boris, Method and apparatus for instruction scheduling in an optimizing compiler for minimizing overhead instructions.
상세보기
Bortnikov Vita,ILX ; Mendelson Bilha,ILX ; Novick Mark,ILX ; Roediger Robert Ralph ; Schmidt William Jon ; Shavit-Lottem Inbal,ILX, Method and apparatus for modular reordering of portions of a computer program based on profile data.
상세보기
Bortnikov Vita,ILX ; Mendelson Bilha,ILX ; Novick Mark,ILX ; Schmidt William Jon ; Shavit-Lottem Inbal,ILX, Method and apparatus for profile-based reordering of program portions in a computer program.
상세보기
Breternitz ; Jr. Mauricio ; Smith Roger A., Method and apparatus for sequencing computer instruction execution in a data processing system.
상세보기
Subramanian Krishna ; Baylin Boris, Method and apparatus for time-reversed instruction scheduling with modulo constraints in an optimizing compiler.
상세보기
Vorbach, Martin; May, Frank; Nuckel, Armin, Method and device for processing data.
상세보기
John W. Miller ; John R. Douceur ; Robert P. Fitzgerald, Method and system for incrementally improving a program layout.
상세보기
Vorbach, Martin, Method for debugging reconfigurable architectures.
상세보기
Vorbach, Martin, Method for debugging reconfigurable architectures.
상세보기
Vorbach, Martin; May, Frank; Nückel, Armin, Method for debugging reconfigurable architectures.
상세보기
Vorbach, Martin; Nückel, Armin, Method for interleaving a program over a plurality of cells.
상세보기
Fox, Kenneth P.; Kolk, Richard A., Method for programming a thermostat.
상세보기
Vorbach, Martin; May, Frank; Nückel, Armin, Method for the translation of programs for reconfigurable architectures.
상세보기
Vorbach, Martin; Munch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
상세보기
Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
상세보기
Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
상세보기
Vorbach, Martin; Münch, Robert M., Method of self-synchronization of configurable elements of a programmable module.
상세보기
Leeman, Jr., George B., Methods and apparatus for detecting deadlock in multithreading programs.
상세보기
Leeman, Jr., George B., Methods and apparatus for detecting deadlock in multithreading programs.
상세보기
Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
상세보기
Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
상세보기
Vorbach, Martin; Baumgarte, Volker, Methods and devices for treating and processing data.
상세보기
Lipton Gary Bruce, Methods, apparatus and computer program products for determining equivalencies between integrated circuit schematics and layouts using color symmetrizing matrices.
상세보기
Raghavan Vivek ; Zimmerman Brian Allan, Methods, apparatus and computer program products for performing post-layout verification of microelectronic circuits by.
상세보기
Raghavan Vivek ; Zimmerman Brian A., Methods, apparatus and computer program products for performing post-layout verification of microelectronic circuits using best and worst case delay models for nets therein.
상세보기
Alur Rajeev ; Yannakakis Mihalis, Model checking of hierarchical state machines.
상세보기
Rehg,James M.; Knobe,Kathleen, On-line scheduling of constrained dynamic applications for parallel targets.
상세보기
Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
상세보기
Vorbach, Martin; Baumgarte, Volker; Ehlers, Gerd; May, Frank; Nückel, Armin, Pipeline configuration protocol and configuration unit communication.
상세보기
Saluja, Sanjeev; Mathur, Anmol, Procedure for optimizing mergeability and datapath widths of data flow graphs.
상세보기
Vorbach, Martin; Münch, Robert, Process for automatic dynamic reloading of data flow processors (DFPs) and units with two- or three-dimensional programmable cell architectures (FPGAs, DPGAs, and the like).
상세보기
Vorbach, Martin, Processor arrangement on a chip including data processing, memory, and interface elements.
상세보기
Vorbach, Martin; Münch, Robert, Processor chip for reconfigurable data processing, for processing numeric and logic operations and including function and interconnection control units.
상세보기
Vorbach, Martin; Nückel, Armin, Processor chip including a plurality of cache elements connected to a plurality of processor cores.
상세보기
Vorbach, Martin, Reconfigurable elements.
상세보기
Vorbach, Martin, Reconfigurable elements.
상세보기
Vorbach, Martin, Reconfigurable sequencer structure.
상세보기
Vorbach, Martin, Reconfigurable sequencer structure.
상세보기
Saluja, Sanjeev; Mathur, Anmol, Reducing datapath widths by rebalancing data flow topology.
상세보기
Saluja, Sanjeev; Mathur, Anmol, Reducing datapath widths responsively to upper bound on information content.
상세보기
Vorbach, Martin; Bretz, Daniel, Router.
상세보기
Rehg,James M.; Knobe,Kathleen, System for computing the optimal static schedule using the stored task execution costs with recent schedule execution costs.
상세보기

IPC	Description
A	생활필수품
A62	인명구조; 소방(사다리 E06C)
A62B	인명구조용의 기구, 장치 또는 방법(특히 의료용에 사용되는 밸브 A61M 39/00; 특히 물에서 쓰이는 인명구조 장치 또는 방법 B63C 9/00; 잠수장비 B63C 11/00; 특히 항공기에 쓰는 것, 예. 낙하산, 투출좌석 B64D; 특히 광산에서 쓰이는 구조장치 E21F 11/00)
A62B-1/08	.. 윈치 또는 풀리에 제동기구가 있는 것

내보내기 구분	파일저장 인쇄 메일전송
구성항목	기본정보 상세정보 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표IPC 관리번호, 국가코드, 자료구분, 상태, 출원번호, 출원일자, 공개번호, 공개일자, 공고번호, 공고일자, 등록번호, 등록일자, 발명명칭(한글), 발명명칭(영문), 출원인(한글), 출원인(영문), 출원인코드, 대표출원인, 출원인국적, 출원인주소, 발명자, 발명자E, 발명자코드, 발명자주소, 발명자 우편번호, 발명자국적, 대표IPC, IPC코드, 요약, 미국특허분류, 대리인주소, 대리인코드, 대리인(한글), 대리인(영문), 국제공개일자, 국제공개번호, 국제출원일자, 국제출원번호, 우선권, 우선권주장일, 우선권국가, 우선권출원번호, 원출원일자, 원출원번호, 지정국, Citing Patents, Cited Patents
저장형식	Text(ASCII format) Excel format PIAS분석(.xls)
메일정보	받는사람 (필수) @ 보내는사람 (선택) @ 제목 내용 KISTI 검색결과 이메일 서비스
안내	총 건의 자료가 검색되었습니다. 다운받으실 자료의 인덱스를 입력하세요. (1-10,000) 검색결과의 순서대로 최대 10,000건 까지 다운로드가 가능합니다. 데이타가 많을 경우 속도가 느려질 수 있습니다.(최대 2~3분 소요) 다운로드 파일은 UTF-8 형태로 저장됩니다. 파일의 내용이 제대로 보이지 않을실 때는 웹브라우저 상단의 보기 -> 인코딩 -> 자동선택 여부를 확인하십시오. ~ Text(ASCII format) Excel format

연합인증

Method for deriving optimal code schedule sequences from synchronous dataflow graphs 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

이 특허를 인용한 특허 (66)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트

연합인증

Method for deriving optimal code schedule sequences from synchronous dataflow graphs 원문보기

초록 ▼

대표청구항 ▼

연구과제 타임라인

전체(0) 논문(0) 특허(0) 보고서(0)

전체(0) 논문(0) 특허(0) 보고서(0)

이 특허를 인용한 특허 (66)

관련 콘텐츠

특허 원문 보기

IPC 상위 출원인

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

선택된 텍스트