Fault tolerant memory system which utilizes data from a shadow memory device upon the detection of erroneous data in a m
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-011/00
출원번호
US-0363132
(1994-12-23)
발명자
/ 주소
Nielson Michael E. (Broomfield CO) Brant William A. (Boulder CO) Neben Gary (Boulder CO)
출원인 / 주소
EMC Corporation (Hopkinton MA 02)
인용정보
피인용 횟수 :
80인용 특허 :
11
초록▼
A fault tolerant memory system is disclosed which includes a main memory device, storing data and an associated error detecting code, and a shadow memory device, storing data corresponding to the data stored in the main memory. A multiplexer, selectively couples data from either the main memory devi
A fault tolerant memory system is disclosed which includes a main memory device, storing data and an associated error detecting code, and a shadow memory device, storing data corresponding to the data stored in the main memory. A multiplexer, selectively couples data from either the main memory device or the shadow memory device to an output terminal in response to a control signal. A controller reads the data and associated error detecting code from the main memory device and the corresponding data from the shadow memory device, and generates the multiplexer control signal such that the multiplexer couples data from the shadow memory device to the output terminal if the data from the main memory device is not the same as the data from the shadow memory device and the error detecting code indicate an error in the data from the main memory device, and otherwise couples the data from the main memory device to the output terminal.
대표청구항▼
A fault tolerant memory system, comprising: a main memory device, storing data and an associated parity checking code; a shadow memory device, storing data corresponding to the data stored in the main memory; a multiplexer, responsive to a control signal having a first state for coupling data from t
A fault tolerant memory system, comprising: a main memory device, storing data and an associated parity checking code; a shadow memory device, storing data corresponding to the data stored in the main memory; a multiplexer, responsive to a control signal having a first state for coupling data from the main memory device to an output terminal, and responsive to the control signal having a second state for coupling data from the shadow memory device to the output terminal; and a controller comprising: a comparator having a first input terminal responsive to the data from the main memory device, a second input terminal responsive to the data from the shadow memory device, a first output terminal producing a first output signal having a first state when the data from the main memory device is the same as the data from the shadow memory device and a second state otherwise, and a second output terminal producing a second output signal having a first state when only a single bit is different between the data from the main memory device and the data from the shadow memory device, and a second state otherwise; a parity error detecting circuit having a first input terminal responsive to the data from the main memory device, a second input terminal responsive to the associated error detecting code from the main memory device, and an output terminal producing a signal having a first state when an error is detected, and a second state otherwise; and a logic circuit having a first input terminal responsive to the first output terminal of the comparator, a second input terminal responsive to the second output signal of the comparator, a third input terminal coupled to the output terminal of the parity error detecting circuit, and an output terminal which generates the control signal having the first state when the first output signal from the comparator has the first state, generates the control signal having the first state when the first output signal from the comparator has the second state, the second output signal from the comparator has the first state, and the signal from the error detecting circuit has the second state, generates the control signal having the second state when the first output signal from the comparator has the second state, the second output signal from the comparator has the first state, and the signal from the error detecting circuit has the first state, and generates a status signal, indicating an uncorrectable-read-error when both the first and second output signals from the comparator have the second state.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (11)
Ueno Hitoshi (Zama) Kitano Masahiro (Hiratsuka) Masuda Kenji (Hadano JPX), Access control method for shared duplex direct access storage device and computer system therefor.
Beal David G. (Longmont CO) Eifert Fred C. (Louisville CO) Ludlam Henry S. (Longmont CO) Milligan Charles A. (Golden CO) Rudeseal George A. (Boulder CO) Swiatek Paul R. (Lafayette CO), Data storage system for providing redundant copies of data on different disk drives.
Iwami Hiroyuki (Yokohama JPX), Data transfer unit for small computer system with simultaneous transfer to two memories and error detection and rewrite.
Davis Scott H. (Merrimack NH) Goleman William L. (Nashua NH) Thiel David W. (Amherst NH), Digital data management system for maintaining consistency of data in a shadow set.
Kagimasa Toyohiko (Hachioji JPX) Chinone Osamu (Tokyo JPX) Yonenaga Shigeo (Yokohama JPX), Hot stand-by method and computer system for implementing hot stand-by method.
Yanai Moshe (Framingham MA) Vishlitzky Natan (Brookline MA) Altersecu Bruno (Newton MA) Castel Daniel (Framingham MA), Method of assuring data write integrity on a data storage device.
Bissett Thomas D. (Derry NH) Bruckert William (Northboro MA) Thirumalai Ajai (Marlboro MA) Amirmokri Jay (Lowell MA), Protocol for transfer of DMA data.
Ashmore, Paul Andrew; Davies, Ian Robert; Maine, Gene; Vedder, Rex Weldon, Certified memory-to-memory data transfer between active-active raid controllers.
Stephen L. Scaringella ; Victor W. Tung ; Rudy M. Bauer, Computer storage system controller incorporating control store memory with primary and secondary data and parity areas.
Forbes Leonard ; Ahn Kie Y. ; Noble Wendell P. ; Reinberg Alan R., Dynamic random access memory (DRAM) cells with repressed ferroelectric memory methods of reading same, and apparatuses including same.
Weber,Bret S.; Henry,Russell J.; Gates,Dennis E.; Holt,Keith W., Infiniband isolation bridge merged with architecture of an infiniband translation bridge.
Santeler,Paul A.; Jansen,Kenneth A.; Olarig,Sompong P., Main memory controller adapted to correct corrupted data by xoring corrupted data to directly generate correct data.
Arnott Randolph ; Flavin Timothy, Method and apparatus for reliably storing data to be written to a peripheral device subsystem using plural controllers.
Hicks, Raymond Leslie; Kitamorn, Alongkorn; Bailey, Sheldon Ray, Method and system for fault isolation methodology for I/O unrecoverable, uncorrectable error.
Davies,Ian Robert; Maine,Gene; Vedder,Rex Weldon, Method for efficient inter-processor communication in an active-active RAID system using PCI-express links.
Hicks, Raymond Leslie; Kitamorn, Alongkorn, Method for managing an uncorrectable, unrecoverable data error (UE) as the UE passes through a plurality of devices in a central electronics complex.
Davies, Ian Robert, Safe message transfers on PCI-Express link from RAID controller to receiver-programmable window of partner RAID controller CPU memory.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.